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We survey the current state of phase change memory (PCM), a non-volatile solid-state memory
technology built around the large electrical contrast between the highly-resistive amorphous and
highly-conductive crystalline states in so-called phase change materials. PCM technology has made
rapid progress in a short time, having passed older technologies in terms of both sophisticated
demonstrations of scaling to small device dimensions, as well as integrated large-array demonstrators
with impressive retention, endurance, performance and yield characteristics.
We introduce the physics behind PCM technology, assess how its characteristics match up with
various potential applications across the memory-storage hierarchy, and discuss its strengths includ-
ing scalability and rapid switching speed. We then address challenges for the technology, including
the design of PCM cells for low RESET current, the need to control device-to-device variability, and
undesirable changes in the phase change material that can be induced by the fabrication procedure.
We then turn to issues related to operation of PCM devices, including retention, device-to-device
thermal crosstalk, endurance, and bias-polarity effects. Several factors that can be expected to en-
hance PCM in the future are addressed, including Multi-Level Cell technology for PCM (which offers
higher density through the use of intermediate resistance states), the role of coding, and possible
routes to an ultra-high density PCM technology.
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2I. MOTIVATION FOR PCM
A. The case for a next-generation memory
As with many modern technologies, the extent to
which non-volatile memory (NVM) has pervaded our
day-to-day lives is truly remarkable. From the music
on our MP3 players, to the photos on digital cameras,
the stored e-mail and text messages on smartphones, the
documents we carry on our USB thumb-drives, and the
program code that enables everything from our portable
electronics to cars, the NVM known as Flash memory is
everywhere around us. Both NOR and NAND Flash be-
gan humbly enough, as unappreciated side projects of a
Toshiba DRAM engineer named Fujio Masuoka[1]. But
from his basic patents in 1980 and 1987, respectively[1],
Flash has grown in less than three decades to become
a $20 billion dollar-per-year titan of the semiconductor
industry[2, 3].
This market growth has been made possible by tremen-
dous increases in the system functionality (e.g., more
GBytes) that can be delivered in the same size package.
These improvements are both a byproduct of — and the
driving force for — the relentless march to smaller device
dimensions known as Moore’s Law[4]. The history of the
solid-state memory industry, and of the semiconductor
industry as a whole, has been dominated by this concept:
higher densities at similar cost lead to more functionality,
and thus more applications, which then spur investment
for the additional research and development needed to
implement the “next size smaller” device. Throughout
this extensive history, extrapolation from the recent past
has proven to be amazingly reliable for predicting near-
future developments. Thus the memory products that
will be built in the next several years have long been
forecast[5].
Beyond the near-future, however, while the planned
device sizes may be sketched out, for the first time in
many years it is not clear exactly how achievable these
goals might be. This uncertainty is present in many por-
tions of the semiconductor industry, primarily due to the
increasing importance of device-to-device variations, and
to the common dependence on continued lithographic in-
novation. New patterning techniques will almost cer-
tainly be needed to replace the 193nm immersion and
“double patterning” techniques now being used to im-
plement the 32nm and even 22nm nodes[6, 7]. In addi-
tion to such issues common to the larger semiconductor
industry, however, the Flash industry faces additional
uncertainties specific to its technology.
Over the past few years, Flash has been wrestling
with unpleasant tradeoffs between the scaling of lateral
device dimensions, the need to maintain coupling be-
tween the control and floating gates, the stress-induced
leakage current (SILC) that is incurred by program-
ming with large voltages across ultra-thin oxides, and
the cell-to-cell parasitic interference between the stored
charge in closely-packed cells[3, 8–10]. Many alternative
cell designs were proposed, typically involving replace-
ment of the floating polysilicon gate by some type of
charge-trapping layer, such as the Silicon Nitride at the
center of the Silicon-Oxide-Nitride-Oxide-Semiconductor
(SONOS) cell structure[11]. While early SONOS mem-
ory devices used extremely thin tunnel and blocking ox-
ides for acceptable write/erase performance, and thus
suffered from data retention issues[12], recent work
seems to have migrated to Tantalum nitride–Alumina–
Nitride–Oxide–Semiconductor (TANOS) structures[13–
16]. These structures offer improved immunity to both
SILC and parasitic interference between cells[16], while
also allowing any defects to gracefully degrade Signal-
to-Noise Ratio (SNR) rather than serve as avenues for
catastrophic charge leakage[9, 16]. TANOS data reten-
tion has improved to acceptable levels[9], and the reduced
programming efficiency is now understood[16].
However, TANOS structures cannot help to scale
NOR Flash, because the charge injected at one edge
of such devices by channel hot-electron injection[17]
must be redistributed throughout the floating gate af-
ter programming[10]. For NAND Flash, the finite and
fairly modest number of discrete traps in each TANOS
cell has accelerated the onset of new problems, rang-
ing from device-to-device variations in Vt[9], stochastic
or “shot-noise” effects[9], random telegraph noise[18, 19],
and a significant reduction in the number of stored elec-
trons that differentiate one stored analog level from the
next[20]. These issues are particularly problematic for
Multi-Level Cell (MLC) Flash, where multiple analog lev-
els allow an increase in the effective number of bits per
physical device by a factor of 2, 3, or even 4. Worse yet,
such few-electron problems will only increase with fur-
ther dimensional scaling, leading Flash researchers to ex-
plore even more complicated schemes for FinFET Flash
devices[21, 22] or 3-D stacking of Flash memory[23–26].
With these difficulties in scaling to future technol-
ogy nodes, Flash researchers are already hard-pressed to
maintain specifications such as write endurance, reten-
tion of heavily cycled cells, and write/erase performance,
let alone improve them. As one indication of these pres-
sures, some authors have pointed out that in cases such
as digital photography, larger capacity formats can be
expected to be tolerant of even more relaxed endurance
specifications[20]. However, at the same time that Flash
is struggling to maintain current levels of reliability and
performance while increasing density, new applications
are opening up for which these specifications are just
barely adequate.
The solid-state drive (SSD) market — long dominated
by high-cost, battery-backed DRAM for military and
other critical applications — has grown rapidly since the
introduction of Flash-based SSD drives, passing $400 mil-
lion in revenues in 2007[27]. One reason for the time
delay between the widespread use of Flash in consumer
applications and its appearance in SSD applications was
the need to build system controllers that could hide the
weaknesses of Flash. Consider that each underlying block
3of Flash devices takes over a millisecond to erase, and if
written to continuously, would start to exhibit signifi-
cant device failures in mere seconds. Sophisticated algo-
rithms have been developed to avoid unnecessary writes,
to perform static or dynamic wear-leveling, to pipeline
writes, and to maintain pre-erased blocks in order to fi-
nesse or hide the poor write/erase performance[28, 29].
Together with simple overprovisioning of extra capacity,
these techniques allow impressive system performance.
For instance, the Texas Memory Systems RamSan-500
can write at 2GB/sec with an effective Flash endurance
of >15 years[30]. However, it is interesting to note that
despite the fact that MLC Flash costs much less than
1-bit/cell Single-Layer Cell (SLC) Flash, for a long time
only SLC Flash was used in SSD devices[30]. This is
because MLC Flash tends to have 10× lower endurance
and 2× lower write speed than SLC Flash[30], illustrating
the importance of these specifications within SSD appli-
cations.
Thus there is a need for a new next-generation NVM
that might have an easier scaling path than NAND Flash
to reach the higher densities offered by future technology
nodes. Simultaneously, there is a need for a memory
that could offer better write endurance and I/O perfor-
mance than Flash, in order to bring down the cost while
increasing the performance of NVM-based SSD drives.
But the size of the opportunity here is even larger: the
emergence of a non-volatile solid-state memory technol-
ogy that could combine high performance, high density
and low-cost could usher in seminal changes in the mem-
ory/storage hierarchy throughout all computing plat-
forms, ranging all the way up to high performance com-
puting (HPC). If the cost-per-bit could be driven low
enough through ultra-high memory density, ultimately
such a Storage-Class Memory (SCM) device could po-
tentially displace magnetic hard disk drives (HDD) in
enterprise storage server systems.
Fortunately, new NVM candidate technologies have
been under consideration as possible Flash “replace-
ments” for more than a decade[31]. These candidates
range from technologies that have reached the market-
place after successful integration in real CMOS fabs (fer-
roelectric and magnetic RAM), to novel ideas that are
barely past the proof-of-principle stage (racetrack mem-
ory and organic RAM), to technologies that are some-
where in-between (PCM, resistance RAM, and solid-
electrolyte memory)[31]. Each of these has its strengths
and weaknesses. In general, the farther along a tech-
nology has progressed towards real integration, the more
that is known about it. And as research gives way to de-
velopment, it is typically new weaknesses — previously
hidden yet all too quickly considered to be obvious in
hindsight — that tend to be revealed. In contrast, by
avoiding these known pitfalls, fresh new technologies are
immediately attractive, at least until their own unique
weaknesses are discovered.
In this article, we survey the current state of phase
change memory (PCM). This technology has made rapid
progress in a short time, having passed older technolo-
gies such as FeRAM and MRAM in terms of sophisti-
cated demonstrations of scaling to small device dimen-
sions. In addition, integrated large-array demonstrators
with impressive retention, endurance, performance and
yield characteristics[31] have been built.
The paper is organized into 7 sections, beginning with
the current section titled “Motivation for PCM.” Sec-
tion I also includes a brief overview of PCM technology,
and an assessment of how its characteristics match up
with various potential applications across the memory-
storage hierarchy. Section II goes into the physics behind
PCM in more depth, in terms of the underlying phase
change materials and their inherent scalability, and the
physical processes affecting the switching speed of PCM
devices. The section concludes with a survey of PCM
modeling efforts published to date, and a discussion of
scalability as revealed by ultra-small prototype PCM de-
vices.
In Section III, we address factors that affect the de-
sign and fabrication of PCM devices, including cell de-
sign, variability, changes in the phase change material
induced by the fabrication procedure, and the design of
surrounding access circuitry. We then turn to issues re-
lated to operation of PCM devices in Section IV, includ-
ing endurance, retention, and device-to-device crosstalk.
Section V addresses several factors that can be expected
to enhance PCM in the future, including Multi-Level Cell
technology for PCM, the role of coding, and possible
routes to an ultra-high density PCM technology. The
Conclusion section (Section VI) is followed by a brief Ac-
knowledgements section (Section VII).
B. What is PCM?
Phase change memory (PCM) exploits the large re-
sistance contrast between the amorphous and crystalline
states in so-called phase change materials[32]. The amor-
phous phase tends to have high electrical resistivity, while
the crystalline phase exhibits a low resistivity, sometimes
3 or 4 orders of magnitude lower. Due to this large resis-
tance contrast, the change in read current is quite large,
opening up the opportunity for the multiple analog levels
needed for MLC operations[32].
To SET the cell into its low-resistance state, an electri-
cal pulse is applied to heat a significant portion of the cell
above the crystallization temperature of the phase change
material. This SET operation tends to dictate the write
speed performance of PCM technology, since the required
duration of this pulse depends on the crystallization
speed of the phase change material (Section II B). SET
pulses shorter than 10ns have been demonstrated[33–
36]. Because the crystallization process is many orders of
magnitude slower at low temperatures (< 120◦C), PCM
is a NVM technology that can offer years of data lifetime.
In the RESET operation, a larger electrical current is
applied in order to melt the central portion of the cell.
4FIG. 1: Programming of a PCM device involves application of elec-
trical power through applied voltage, leading to internal temperature
changes that either melt and then rapidly quench a volume of amor-
phous material (RESET), or hold this volume at a slightly lower tem-
perature for sufficient time for recrystallization (SET). A low voltage
is used to sense the device resistance (READ), so that the device state
is not perturbed.
If this pulse is cut off abruptly enough, the molten ma-
terial quenches into the amorphous phase, producing a
cell in the high-resistance state. The RESET operation
tends to be fairly current– and power–hungry, and thus
care must be taken to choose an access device capable
of delivering high current and power without requiring a
significantly larger footprint than the PCM element it-
self. The read operation is performed by measuring the
device resistance at low voltage, so that the device state
is not perturbed. These operations are summarized in
Figure 1.
Even though the principle of applying phase change
materials to electronic memory was demonstrated as long
ago as the 1960s[37], interest in PCM was slow to develop
compared to other NVM candidates. However, renewed
interest in PCM technology was triggered by the dis-
covery of fast (<100 nanosecond) crystallizing materials
such as Ge2Sb2Te5 (GST) or Ag– and In–doped Sb2Te
(AIST)[38, 39] by optical storage researchers. Over the
past few years, a large number of sophisticated inte-
gration efforts have been undertaken in PCM technol-
ogy, leading to demonstration of high endurance[40],
fast speed[41], inherent scaling of the phase change pro-
cess out beyond the 22nm node[42], and integration
at technology nodes down to 90nm[43]. One impor-
tant remaining unknown for the success of PCM tech-
nology is whether the memory access device (diode[43],
transistor[44], etc.) in a dense memory array will be able
to supply sufficient current to RESET the PCM cell. Al-
ready, in order to try to minimize the RESET current, it
is assumed that the dimension of the phase change mate-
rial will be only 30% of the lithographic feature size F [5],
mandating the use of sub-lithographic techniques for ac-
curate definition of this critical dimension (CD). How-
ever, even with this difficult integration task, the success
of PCM technology may end up depending on advances
in the access device as much as on the PCM cell itself[5].
Important device characteristics for a PCM cell in-
clude widely separated SET and RESET resistance dis-
tributions (necessary for sufficient noise margin upon fast
readout), the ability to switch between these two states
with accessible electrical pulses, the ability to read/sense
the resistance states without perturbing them, high en-
durance (allowing many switching cycles between SET
and RESET), long data retention (usually specified as
10 year data lifetime at some elevated temperature), and
fast SET speed (the time required to recrystallize the cell
from the RESET state). Data retention usually comes
down to the cell’s ability to retain the amorphous RE-
SET state by avoiding unintended recrystallization. An
additional aspect that can be of significant importance is
the ability to store (and retain over time) more than one
bit of data per cell, since this allows one to increase ef-
fective density much like MLC Flash without decreasing
the feature size.
A critical property of phase change materials is the
so-called threshold switching[45–48]. Without this effect
PCM would simply not be a feasible technology, because
in the high resistance state extremely high voltages would
be required to deliver enough power to the cell to heat
it above the crystallization temperature. However, when
a voltage above a particular threshold Vt is applied to
a phase change material in the amorphous phase, the
resulting large electrical fields greatly increase the elec-
trical conductivity. This effect is still not completely un-
derstood, but is attributed to a complex interplay be-
tween trapped charge, device current, and local electri-
cal fields[45, 49]. With the previously resistive material
now suddenly highly conducting, a large current flows —
which can then heat the material. However, if this cur-
rent pulse is switched off immediately after the thresh-
old switching, the material returns to the highly resis-
tive amorphous phase after about 30ns[50], with both
the original threshold voltage Vt and RESET resistance
recovering slowly over time[50, 51]. Only when a current
sufficient to heat the material above the crystallization
temperature, but below the melting point, is sustained
for a long enough time does the cell switch to the crys-
talline state. The threshold switching effect serves to
make this possible with applied voltages of a few volts,
despite the high initial resistance of the device in the
RESET state.
C. Potential applications of PCM
The ultimate goal of researchers and developers study-
ing emerging memory technologies is to devise a univer-
sal memory that could work across multiple layers of
the existing memory hierarchy for modern computers.
This memory hierarchy, shown in Figure 2, is designed
to bridge the performance gap between the fast central
processing units and the slower (sometimes much slower)
memory and storage technologies, while keeping overall
system costs down. Figure 3 shows how PCM is expected
to compare to the four major incumbent memory and
storage technologies in terms of cost and performance.
The enormous range of cost and performance spanned
by these technologies makes a single universal memory
— one capable of replacing all of these well-established
5FIG. 2: The memory hierarchy in computers spans orders of magni-
tude in read-write performance, ranging from small amounts of expen-
sive yet high-performance memory sitting near the Central Processing
Unit (CPU) to vast amounts of low-cost yet very slow off-line storage.
FIG. 3: Qualitative representation of the cost and performance of
various memory and storage technologies, ranging from extremely dense
yet slow Hard Disk Drives (HDD) to ultra-fast but expensive SRAM.
F is the size of the smallest lithographic feature, and a smaller device
footprint leads to higher density and thus lower cost.
memory and storage techniques — an aggressive goal in-
deed.
However, Figure 4 shows that there is currently a gap
of more than 3 orders of magnitude between the access
time of off-chip DRAM (60ns) and the write-cycle time
of Flash (1ms). To put this into human perspective,
this slow write-cycle time is equivalent to a person, who
might be making data-based decisions analogous to a sin-
gle CPU operation every second, having to wait approx-
imately 10 days to record a small block of information.
An interesting region on this chart sits just above off-chip
DRAM, where access times of 100–1000ns could poten-
tially be enabled by a “storage-class memory” (SCM)
made possible by PCM.
In the remainder of this Section, we examine the suit-
ability of PCM for the layers of the memory hierar-
chy currently served by SRAM (Static), DRAM (Dy-
namic), NOR and NAND Flash. We also discuss the
FIG. 4: Access times for various storage and memory technologies,
both in nanoseconds and in terms of human perspective. For the latter,
all times are scaled by 109 so that the fundamental unit of a single CPU
operation is analogous to a human making a one-second decision. In
this context, writing data to Flash memory can require more than “1
week” and obtaining data from an offline tape cartridge takes “1000
years.”[29, 52].
emerging area of Storage-Class Memory, for which Flash-
based Solid-State Drives are just now becoming available.
While the two principal integration metrics are cost and
performance, we also briefly examine critical reliability
issues such as data retention and read/write endurance
here (leaving more in-depth discussion to Section IV).
We do not consider the relative merit of power consump-
tion, assuming instead that all these technologies are
roughly comparable within an order of magnitude. The
non-volatility of PCM does compare favorably to volatile
memories, both in terms of standby power as well as by
enabling easier recovery from system or power failures in
critical applications.
1. PCM as SRAM
Much of the SRAM used in computers today is em-
bedded close to the central processor unit (CPU), serv-
ing as high performance Level 1 (L1) and Level 2 (L2)
cache memories. Some off-chip Level 3 (L3) cache mem-
ories also use SRAM. In consumer electronics, SRAM
has been used in combination with NOR Flash in cell
phones. A typical SRAM cell comprises six CMOS tran-
sistors, two pMOSFETs and four nMOSFETs, and thus
occupies more than 120F2 in chip real estate per bit.
(Here F is the size of the smallest lithographic feature,
so that this measure of device size is independent of the
particular device technology used to fabricate the mem-
ory.) Embedded SRAM typically runs at the CPU clock
speed, so that access times for these devices must be less
than ten nanoseconds. Commodity SRAM used in cell
phones runs at slower clock speeds, allowing access times
in the tens of nanoseconds.
While there is no problem for PCM to improve upon
6the large SRAM cell size, even if a large access device
is used for the PCM cell, SRAM performance is hard
to match. The performance limiter for PCM is the SET
speed, which in turn depends on the crystallization speed
of the phase change material. As will be described in de-
tail in Section II B, while some researchers have demon-
strated the use of SET pulses shorter than 10ns[33–36],
most of the realistically large array demonstrations tend
to use SET pulses that range from roughly 50 to 500ns
in length[53].
In any case, the most stringent requirement for
any emerging memory technology that seeks to replace
SRAM is endurance. For all practical purposes, the
read/write endurance of SRAM is infinite. While read
endurance is not a likely problem for PCM, the required
write endurance for SRAM replacement is probably 1018
— out of reach for nearly all NVM technologies. Stor-
ing data semi-permanently with PCM and most other
NVM technologies involves some form of “brute force”
that alters an easily observable material characteristic
of the memory device. For PCM, this “brute force” is
the melt-quench RESET operation, and at such elevated
temperatures, it has been shown that the constituent
atoms of a phase change material will tend to migrate
over time[40, 54], as discussed in Sections IV D and IV C.
Since non-volatility is not a requirement for SRAM ap-
plications, one might be able to trade some data reten-
tion for improved endurance. Some remote evidence of
this trade-off has been demonstrated by showing a strong
correlation between the total energy in the RESET pulse
and the resulting PCM endurance[40]. The best-case en-
durance, achieved for the lowest-energy RESET pulses,
was 1012 SET–RESET cycles[40]. Yet this is still 6 or-
ders of magnitude away from the target specification for
SRAM.
2. PCM as DRAM
DRAM is used in a more diversified set of applications
than SRAM. Most of the characteristics discussed above
for the replacement of SRAM also apply to the replace-
ment of DRAM, although in most cases the specifications
are slightly relaxed. Access times of tens of nanoseconds
would be acceptable for most computer and consumer
electronics applications of DRAM. For embedded DRAM
used as video RAM and L3 cache[55], however, an access
time of 10 nanoseconds or less is required. As for write
endurance, the requirement can be estimated using the
following equation[52]:
E = Tlife
B
αC
, (1)
where E is endurance, Tlife is the life expectancy of the
system, B is memory bandwidth, α is wear-leveling ef-
ficiency, and C is the system memory capacity. As-
suming a typical server with a ten year life expectancy,
1 GB/sec bandwidth, 10% wear-leveling efficiency and
16 GB capacity, the endurance requirement is approxi-
mately 2×108 — well within the reach of PCM[44, 56].
There is also a power argument to be made when dis-
cussing PCM as a potential DRAM replacement. This
might seem to be a difficult case to make for a tech-
nology for which every write cycle involves heating to
temperatures ranging from 400 to 700 degrees Celsius.
However, DRAM turns out to be a fairly power-hungry
technology. This is not due to its periodic refresh, how-
ever, which takes place only infrequently, and is not too
strongly related to the underlying physical storage mech-
anism of charging up a local capacitor. Instead, power
inefficiency in DRAM is due to the simultaneous address-
ing of multiple banks within the chip. For every bit
that passes into or out of a DRAM chip, 8 or even 16
devices are being internally accessed (read and then re-
written), somewhat as if your librarian knocked an entire
row of books onto the floor each time you asked for a
book. Low-power DRAM intended for mobile, battery-
powered applications tends to have lower performance,
although some developments have been made that can
combine high performance with low power[57]. However,
the inherent need to re-write after each read access is un-
avoidable for a volatile memory like DRAM. Thus sim-
ply by being non-volatile, PCM could potentially offer a
lower-power alternative to DRAM, despite the inherently
power-hungry nature of PCM write operations.
For stand-alone memories, cost is directly proportional
to memory cell size. State of the art DRAM cells oc-
cupy 6F2 in chip area. Thus for PCM to compete in
the DRAM arena, PCM cell size would need to be this
size or smaller with comparable “area efficiency (the frac-
tion of the chip area dedicated to memory devices rather
than to peripheral circuitry). Fortunately, such small cell
sizes have already been demonstrated using a diode select
device[56]. PCM also competes favorably with DRAM
in terms of forward scaling into future generations, as
DRAM developers are quickly hitting various scaling lim-
its associated with storage interference, device leakage,
and challenges in integrating high aspect-ratio capaci-
tors in tight spaces. Currently, DRAM has fallen behind
NAND Flash and standard CMOS logic technologies in
terms of scaling to the 45nm technology node and prepa-
ration for the 32nm node. However, DRAM is a proven,
reliable technology that has been employed in modern
computers since the early 1970s. It would be a long jour-
ney to displace such a stable technology.
3. PCM as Flash
There are two kinds of Flash memories, NOR and
NAND. In (common-source) NOR memory architectures,
each cell in a two-dimensional (2D) array is directly con-
nected to its word-line and bit-line input lines (with the
source electrode of each cell sharing a common ground),
whereas in NAND memory architectures, small blocks of
cells are connected in series between a high input sig-
7nal and ground. Thus, while NAND flash can inher-
ently be packed more densely (due to its smaller unit
cell size) than NOR flash, NOR flash offers significantly
faster random access (since each cell in the array is di-
rectly connected to the input lines). However, since NOR
memory requires large programming currents (to place
charge on the floating gate via channel hot electrons), its
programming throughput (measured in MB/s) is much
slower than that of the block-based NAND memory archi-
tectures (which, by utilizing Fowler-Nordheim tunneling,
can utilize lower programming currents that permit many
bits to be processed in parallel)[58]. As a consequence,
NOR memory offers significantly faster random access
with low programming throughput and thus is mainly
used for applications such as embedded logic that require
fast access to data that is modified only occasionally. In
contrast, NAND memory is a high-density, block-based
architecture with slower random access which is mainly
used for mass storage applications.
NOR Flash memory cells occupy about 10F2, with
an access time upon read of a few tens of nanosec-
onds or more. However, the access time upon write for
NOR Flash is typically around 10 microseconds, and the
write/erase endurance (for both NOR as well as NAND)
is only 100k cycles. These characteristics are well within
the capabilities of current PCMs. NOR Flash with its
floating gate technology has difficulties scaling below
45nm, mainly due to difficulties in scaling the thickness
of the tunnel oxide. It is thus no surprise that NOR Flash
is the popular target for first replacement by most PCM
developers.
NAND Flash, on the other hand, is a much harder
target despite PCM’s superiority in both endurance
and read performance. Cost is the biggest challenge.
A NAND Flash memory cell occupies only 4F2 of
chip area, and as discussed earlier, NAND will be
able to maintain this through at least 22nm using
trap storage technology[13] and possibly 3-dimensional
integration[26]. Furthermore, MLC NAND has been
shipping 2 bits per physical memory cell for years, and is
promising to increase this to 4 bits per cell[59].
NAND Flash is mainly used in consumer electronic
devices, where cost is the paramount concern, and in
the emerging Solid State Drive (SSD) market to replace
magnetic Hard Disk Drives (HDD), where both cost and
reliability are important. The prerequisites for PCM to
replace NAND Flash are 4F2 memory cell size, at least
2-bit MLC capability, and 3-dimensional integration to
further increase the effective number of bits per unit area
of underlying silicon. A 4F2 cell dictates a memory el-
ement that can be vertically stacked over the select de-
vice, as shown in Figure 5. Multi-level storage seems to
be within reach of PCM given its inherently wide resis-
tance range, and both 2- and 4-bits per cell has already
been demonstrated in small-scale demonstrations[60, 61].
Even though write operations are slow for NAND Flash,
it tends to achieve an impressive write data-rate because
its low write power allows for programming of many bits
FIG. 5: A semiconductor device technology node is commonly de-
scribed by the minimum feature size F that is available via lithographic
patterning. Thus the smallest device area that can be envisioned which
is still accessible by lithographically-defined wiring is 4F2 . To increase
effective bit density beyond this, either sub-lithographic wiring, mul-
tiple bits per device (analogous to Multi-Level Cell (MLC) Flash tech-
nology), or multiple layers of stacked memory arrays are required, as
described in Section V C.
in parallel. Thus to deliver equal or better write band-
width, PCM developers will need to work on reducing
the write power so that the data bus can be as wide as
possible.
4. PCM as Storage-Class Memory
In addition to the established segments of the mem-
ory hierarchy we have described (SRAM, DRAM, and
Flash), the gap in access times between 1ms and 100ns
shown in Figure 4 opens up the possibility of Storage-
Class Memory (SCM)[28, 29]. SCM would blur the tradi-
tional boundaries between storage and memory by com-
bining the benefits of a solid-state memory, such as high
performance and robustness, with the archival capabil-
ities and low cost of conventional hard-disk magnetic
storage. Such a technology would require a solid-state
nonvolatile memory that could be manufactured at an
extremely high effective areal density, using some com-
bination of sublithographic patterning techniques, mul-
tiple bits per cell, and multiple layers of devices (Sec-
tion V C). The target density probably needs to exceed
current MLC NAND Flash densities by a factor of 2-8×,
in order to bring the cost of SCM down close to the cost
of reliable enterprise HDD.
The opportunity for SCM itself actually breaks into
two segments: a slower variant, referred to as S–class
SCM[29], which would act much like a Flash–based SSD
except with better native endurance and write perfor-
mance. Here access times of 1-3µsec would be acceptable,
but low cost via high density would be of paramount
importance. The other variant, referred to as M-class
SCM[29], requires access times of 300ns or less, with
both cost and power as considerations. This threshold
of 300ns is considered to be the point at which an M-
class SCM would be fast enough to be synchronous with
memory operations, so that it could be connected to the
8usual memory controller[29]. In contrast, S-class SCM,
SSD, and HDD would all be accessed through an I/O
controller for asynchronous access. M-class SCM would
likely not be as fast as main memory DRAM. But by
being non-volatile, lower in power-per-unit-capacity (via
high density), and lower in cost-per-capacity, the pres-
ence of M-class SCM could potentially allow the total
amount of DRAM required to maintain ultra-high band-
width to be greatly reduced, thus reducing overall system
cost and power.
II. PHYSICS OF PCM
A. Phase change materials and scalability
As discussed in Section I, the NVM industry faces the
prospect of a costly and risky switch from a known and
established technology (Flash) into something much less
well known (either PCM or something else). And under-
standably, the industry wants to make such leaps rare.
The problem here is not that one might fail to create
a successful first product. That would be unpleasant but
not devastating, because this would happen during the
early development stage, where the level of investment is
small and multiple alternative approaches are still being
pursued. Instead, the nightmare scaling scenario is one
in which the new technology works perfectly well for the
first generation, yet is doomed to failure immediately af-
terwards. If only one or two device generations succeed,
then the NVM industry, having just invested heavily into
this new technology, will be forced to make yet another
switch and start the learning process all over again.
Thus scaling studies are designed to look far down the
device roadmap, to try to uncover the showstoppers that
might bedevil a potential NVM technology at sizes much
smaller than what can be built today. In the case of
PCM technology, two aspects of scalability need to be
considered: the scaling properties of the phase change
materials, and the scaling properties of PCM devices. In
this Section, we survey recent literature covering both of
these considerations. In general, experiments have shown
that PCM is a very promising technology with respect to
scalability.
It is well known that the properties of nanoscale ma-
terials can deviate from those of the bulk material, and
can furthermore be a strong function of size. For exam-
ple, it is typical for nanoparticles to have a lower melt-
ing temperature than bulk material of the same chem-
ical composition, because the ratio of surface-atoms to
volume-atoms is greatly increased. A recurring theme in
such studies is the larger role that surfaces and interfaces
play as dimensions are reduced.
Phase change material parameters that are significant
for PCM applications—and the device performance prop-
erties that are influenced by these parameters—are sum-
marized in Table I. For optical applications the change of
optical constants as a function of film thickness is also im-
portant, but for this paper we restrict our considerations
to material parameters relevant to electronic memory ap-
plications. As can be seen from Table I, there is a large
set of materials parameters which influence the PCM de-
vice, either affecting one of the two writing operations
(SET to low resistance; RESET to high resistance) or
the read operation.
A particularly important phase change material pa-
rameter is the crystallization temperature, Tx. This is
not necessarily the temperature at which crystallization
is most likely, but instead is the lowest temperature at
which the crystallization process becomes “fast.” It is
typically measured by raising the temperature slowly
while monitoring the crystallinity (either looking for X-
ray diffraction from the crystalline lattice or the asso-
ciated large drop in resistivity). Thus the crystalliza-
tion temperature is a good measure of how hot a PCM
cell in the RESET state could be made before the data
stored by an amorphous plug would be lost rapidly due
to unwanted crystallization. While the crystallization
temperature by itself does not reveal how “slowly” such
data would be lost for slightly lower or much lower tem-
peratures, it sets a definitive and easily measured upper
bound on the retention vs. temperature curve for a new
phase change material.
The crystallization temperature of phase change ma-
terials tends to vary considerably as a function of ma-
terial composition[62–64]. For example, some materials,
such as pure Sb, crystallize below room temperature. Yet
adding only a few at. % of Ge to Sb, creating the phase
change material Gex-Sb1−x, increases the crystallization
temperature significantly above room temperature. In
fact, Tx can reach almost 500
◦C for GeSb alloys that
are high in Ge content[63, 64]. Studies of the crystal-
lization temperature as a function of film thickness show
an exponential increase as film thickness is reduced (for
phase change materials sandwiched between insulating
materials such as SiO2 or ZnS-SiO2)[65, 66]. However,
for phase change materials sandwiched between metals,
metal-induced crystallization can occur and the crystal-
lization temperature can be reduced for thinner films[67].
It is known that for phase change materials the crys-
tallization is typically heterogeneous, starting at defects
which can be located in the bulk, but which tend to be
more prevalent at surfaces and interfaces. As film thick-
ness is reduced, the volume-fraction of phase change ma-
terial that is at or near an interface increases, leading to
changes in the externally observable crystallization tem-
perature.
Phase change nanowires are typically fabricated by
the vapor-liquid-solid technique, and are crystalline as
synthesized[68]. To measure crystallization behavior as a
function of wire size, PCM devices were fabricated from
single-crystalline, as-grown Ge2Sb2Te5 nanowires using
Pt contact pads[68]. The central section of the nanowire
devices was re-amorphized by electrical current pulses
and the activation energy was determined by measuring
the recrystallization temperature as a function of heating
9Phase change material parameter Influence on PCM device performance
Crystallization temperature & Data retention and archival lifetime
thermal stability of the amorphous phase SET power
Melting temperature RESET power
Resistivity in amorphous and crystalline phases On/off ratio
SET and RESET current
Threshold voltage SET voltage and reading voltage
Thermal conductivity in both phases SET and RESET power
Crystallization speed SET pulse duration (and thus power)
Data rate
Melt-quenching speed RESET pulse duration (and thus power)
TABLE I: Some phase change material parameters and the device performance characteristics they influence.
rate. Here, the activation energy was found to fall from
2.34 eV for 190 nm diameter devices to 1.9 eV for 20 nm
diameter devices, indicating a deterioration of data re-
tention as the Ge2Sb2Te5 nanowire diameter is reduced.
However, Yu and co-workers did not observe a depen-
dence of the crystallization temperature on the device
diameter for PCM devices fabricated by contacting GeTe
and Sb2Te3 nanowires using Cr/Au contacts[69].
Figure 6 shows phase change nanoparticles fabri-
cated by a variety of techniques including electron beam
lithography, solution-based chemistry, self-assembly-
based lithography combined with sputter deposition, and
self-assembly-based lithography combined with spin-on
deposition of the phase change material. When the
crystallization temperature of amorphous-as-fabricated
nanoparticles was studied, it was found that larger phase
change nanoparticles have a very similar crystallization
temperature compared to bulk material[62, 70], whereas
the smallest nanoparticles in the 10 nm range can show
either decreased[71] or increased[72] crystallization tem-
perature.
In terms of size effects, ultra-thin films still can
show crystallization down to thicknesses of only 1.3
nm[66], and nanoparticles as small as 2-5 nm synthe-
sized by solution-based chemistry have been found to be
crystalline[73]. This is very promising for the scalability
of PCM technology to future device generations.
Beyond crystallization temperature, the melting tem-
perature is a parameter which can vary with composition
and, at small dimensions, with size. In fact, reduction in
the melting temperature of phase change materials has
been observed for very thin films[74], nanowires[75] and
nanoparticles[76]. This is advantageous for device per-
formance, because a lower melting point implies a re-
duction in the power (and current) required to RESET
such a PCM cell. The electrical resistivity for thin films
increases slightly for both phases when film thickness is
reduced[65]. This is also beneficial for scaling because
higher resistivities lead to higher voltage drop across the
material and can thus reduce switching currents.
The threshold voltage is a phenomenological parame-
ter of PCM devices that describes the applied voltage
(typically around 1V) required to induce an electrical
FIG. 6: (a) Phase change nanoparticles of Ge-Sb with 15 at. %
Ge, fabricated by electron-beam lithography, diameter about 40 nm.
Reprinted with permission from Reference [62] ( c© 2007 American Insti-
tute of Physics). (b) GeTe nanoparticles synthesized by solution-based
chemistry, diameter about 30 nm[73]. (c) Nanoparticles of Ge-Sb with
15 at. % Ge, fabricated by self-assembly based lithography and sput-
ter deposition, diameter about 15 nm. Reprinted with permission from
Reference [70] ( c© 2007 American Institute of Physics). (d) Nanopar-
ticles of Ge-Sb-Se, fabricated by self-assembly based lithography and
spin-on deposition, diameter about 30 nm. Reprinted with permission
from Reference [71] ( c© 2007 Macmillan Publishers Ltd).
breakdown effect. Such a sudden increase in electrical
conductivity allows the PCM device to rapidly and ef-
ficiently attain a significantly lower dynamic resistance
(typically 3–10× lower than the room-temperature SET
resistance), allowing efficient heating with moderate ap-
plied voltages. Thus the presence of this electrical switch-
ing effect is an important component of PCM technology.
However, a more accurate description of the underly-
ing physical process calls for a threshold electric field,
rather than a threshold voltage, that must be surpassed
for the amorphous material to become highly conductive.
Studies of phase change bridge devices (described in Sec-
tion II D) have shown that the threshold voltage scales
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linearly as a function of the length of the bridge along
the applied voltage direction, confirming the role of an
underlying material-dependent threshold field[77, 78].
No deviation from this linear behavior was observed
for bridge devices as short as 20nm. The value of the
threshold field varied considerably, from 8 V/µm for
Ge(15 at.%)-Sb devices to 94 V/µm for thin Sb devices.
For nanowire devices with even smaller amorphous ar-
eas, however, Yu and co-workers observed a deviation
from this linear behavior[69]. Once the amorphous vol-
ume spanned less than approximately 10nm along the
nanowire, the threshold voltage saturated, at 0.8 V and
0.6 V for GeTe and Sb2Te3 devices, respectively. This
scaling behavior was explained with the impact ioniza-
tion model previously developed to explain the threshold
switching phenomenon[79].
Such a saturation in the effective threshold voltage is
actually desirable, because for practical device perfor-
mance a threshold voltage around 1 V is optimum. This
places the switching point well above the typical reading
voltage of about 50-100 mV, yet not so far that a transis-
tor or diode access device would fail to easily deliver the
required switching pulses with moderate supply voltages.
(Note that exceeding the threshold voltage to produce
breakdown is not the same as delivering sufficient power
to heat the cell to achieve the RESET condition). If the
threshold voltage were to continue as a linear function of
device size for sub-10-nm devices, then reading the cells
without accidentally switching them out of the RESET
state could become problematic.
The thermal conductivity of phase change materials is
important because it strongly influences the thermal re-
sponse of a PCM device to an electrical current pulse.
However, so far the materials that have been studied
(Ge2Sb2Te5, nitrogen-doped Ge2Sb2Te5, Sb2Te and Ag-
and In-doped Sb2Te) show only a slight variation in the
values for the thermal conductivities between 0.14 and
0.17 W/m·K for the as-deposited amorphous phase, and
values between 0.25 and 2.47 W/m·K for the crystalline
phase[80]. Reifenberg and co-workers[81] studied the
thermal conductivity of Ge2Sb2Te5 with thicknesses be-
tween 60 and 350 nm using nanosecond laser heating and
thermal reflectance measurements. They found about a
factor of two decrease in the thermal conductivity as film
thickness is reduced — from 0.29, 0.42, 1.76 W/m·K in
the amorphous, fcc, and hexagonal phases, respectively
for 350 nm thick films, to 0.17, 0.28, 0.83 W/m·K for
60 nm thick films. As with earlier results, such a trend
leads to advantageous scaling behavior for PCM appli-
cations, by helping reduce the energy required for the
power-intensive RESET operation.
In addition to these changes in effective material prop-
erties as device sizes scale down, there are also simple
yet powerful geometric effects which are associated with
scaling. As we will discuss extensively in Section III A,
scaling decreases the size of the limiting cross-sectional
aperture within each PCM cell, thus driving down the
RESET current. However, at constant material resis-
tivity, geometric considerations cause both the SET and
dynamic resistances to increase. As a result, the effec-
tive applied voltage across the device during the RESET
operation remains unchanged by scaling, at least to first
order. These effects can be expected to eventually have
adverse effects, as the decreasing read current (from the
higher SET resistance) makes it difficult to accurately
read the cell state rapidly, and as the non-scaling volt-
ages exceed the breakdown limits of nearby scaled-down
access transistors.
To summarize scaling properties of phase change ma-
terials, it has been observed that the crystallization tem-
perature is in most cases increased as dimensions are
reduced (beneficial to retention), and melting temper-
atures are reduced as dimensions are reduced (beneficial
to RESET power scaling). Similarly, resistivities in both
phases tend to increase (beneficial for RESET power),
threshold voltages are first reduced as dimensions are re-
duced but then level out around 0.6-0.8 V for dimensions
smaller than 10 nm (beneficial for voltage scaling), and
thermal conductivity seems to decrease as film thickness
is reduced (beneficial for RESET current scaling). As
will be seen in more detail in the next section, the raw
crystallization speed can either decrease (detrimental to
write performance) or increase (beneficial), and seems to
depend strongly on the materials and their environment.
Crystallization has been observed to reliably occur for
films as thin as 1.3 nm, and crystalline nanoparticles as
small as 2-3 nm in diameter have been synthesized. Over-
all, phase change materials show very favorable scaling
behavior — from the materials perspective, this tech-
nology can be expected to be viable for several future
technology nodes.
B. Speed of PCM
Of all the materials parameters mentioned so far, crys-
tallization speed is probably the most critically impor-
tant for PCM, because it sets an upper bound on the
potential data rate. And as discussed in Section I C,
data rate and endurance are the two device character-
istics that dictate what possible application spaces could
potentially be considered for PCM. (Of course, cost and
reliability are then critically important to succeed in that
space, but without the required speed and endurance for
that market segment, such considerations would be moot
anyway.)
As mentioned in Section I B, the early discov-
ery of electronic-induced phase change behavior by
Ovshinsky[37] did not immediately develop into the cur-
rent PCM field. Early phase change materials simply
crystallized too slowly to be technologically competitive,
with switching times in the microsecond to millisecond
time regimes[82, 83]. Phase change technology began to
gain traction in the late eighties with new phase change
materials capable of recrystallization in the nanosecond
time regime[84, 85]. These discoveries both led to the
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widespread use of phase change materials in optical re-
writable technology (DVDs, CDs and now Blu-Ray), and
fostered renewed interest in PCM.
In phase change devices, there are three steps that
could determine the overall operating speed: read, RE-
SET (to high resistance), and SET (to low resistance).
The read operation depends on the speed with which
two (or more) resistance states can be reliably distin-
guished, and thus is dominated by the circuit considera-
tions (capacitance of the bit-line being charged up, leak-
age from unselected devices). Although the resistance
contrast and absolute resistance of the PCM cell do play
a role, the read operation can generally be performed in
1-10ns[53]. The SET and RESET steps, however, involve
the physical “brute force” transformations between dis-
tinct structural states.
The energetically less-favorable amorphous phase —
which gives a PCM cell in the RESET state its high
resistance — is attained by melting and then rapidly
cooling the material. As the temperature falls below
the glass transition temperature and molecular motion of
the under–cooled liquid is halted, a “kinetically trapped”
phase results. This process can be separated into three
steps: 1) current-induced heating above the melting tem-
perature, 2) kinetics of melting[86], and 3) kinetics of
solidifying the molten material[87]. Steps 1 and 2 in-
volve the rapid injection of energy to first heat and then
melt the material; Step 3 involves the rapid cooling to
temperatures below those favorable to recrystallization
(see below). Thus the most practical method to engi-
neer Step 3 is through design of the PCM cell’s thermal
environment[88].
These steps are each quite fast: electrical pulses
as short as 400 picoseconds have been used to switch
Ge2Sb2Te5 into the amorphous state[33]. While the ki-
netics of phase change devices are strongly material de-
pendant, the generation of the amorphous phase in any
practical phase change material is necessarily faster than
the speed of crystallization — because otherwise, the
amorphous phase would simply never be observed[87].
Note that after a RESET operation, the amorphous
phase can continue to evolve extremely slowly at low
temperature, undergoing both continued relaxation of
the amorphous phase as well as electronic redistribution
of the trapped charge that participates in the electrical
breakdown phenomenon[49, 51, 89–91]. This drift can
be an issue for MLC in PCM devices, as discussed in
Section V A.
While the crystalline form is thermodynamically favor-
able, its kinetics are much slower than the formation of
the high resistance state[92], by typically at least one or-
der of magnitude. Thus the step that dictates the achiev-
able data rate for PCM technology is the crystallization
process associated with the SET operation.
Formation of the crystalline phase involves as many
as four steps: 1) threshold switching[46], 2) current-
induced heating to elevated temperatures (but below the
melting point), 3) crystal nucleation[93], and 4) crystal
growth[94]. The latter two steps are the slowest, and re-
alistically combine to determine the speed of the device.
Not all of the steps will be encountered, however. Step 1
is relevant only if the device started in the high-resistance
RESET state, so that a large portion of the applied volt-
age dropped across material in the amorphous phase.
If all of the contiguous PCM material being heated
is in the amorphous phase, then step 3 must take place
before step 4 can begin. An example is the first crystal-
lization of materials (or devices) containing amorphous-
as-deposited material, where no crystalline-amorphous
interfaces are present. This nucleation step can be ex-
tremely slow in so–called growth–dominated materials,
where nucleation is a highly unlikely event compared
to the fast speed of crystal growth. In fact, frequently
the crystallization of microns of surrounding material in
such materials can be traced to the creation of a single
nanoscopic critical nucleus[95]. In contrast, nucleation–
dominated materials tend to have a lower barrier to nucle-
ation, so that a large region of crystalline material stems
from the growth of numerous supercritical nuclei[96].
In a typical PCM cell, only a portion of the phase
change material is quenched into the amorphous state,
meaning that for both types of materials, step 4 above
mainly depends on the crystal growth speed at high tem-
perature. The main difference between the two classes
of phase change materials is that the recrystallization
of amorphous nucleation-dominated material will occur
both within the interior (nucleation) as well as from
the edge (growth), while for a growth-dominated mate-
rial only the propagation of the crystalline–amorphous
boundaries matters. This can either be an advantage
or disadvantage, depending on whether this added nu-
cleation is desirable (having seeded nuclei that can help
speed up the SET operation), or undesirable (by causing
data to be lost faster at low to intermediate tempera-
tures).
Examples of growth–dominated materials, where the
rate of crystal nucleation < growth rate, include Ge-
doped SbTe, GeSb, GeSnSb, and Ge3Sb6Te5. In con-
trast, Ge2Sb2Te2, Ge2Sb2Te5, and Ge4Sb1Te5 are con-
sidered nucleation-dominated materials, with a rate of
crystal nucleation > growth rate. It should be noted that
nucleation and growth kinetics have unique responses
to temperature, so under certain conditions a mate-
rial typically considered growth-dominated may appear
nucleation-dominated, e.g. AIST[97].
The crystallization time of phase change materials,
even those intended for use in electrical devices, can
be measured relatively easily using optical techniques.
This is because most phase change materials of inter-
est to PCM also have the same large optical contrast
between the two phases that originally motivated the
rewritable optical storage application. Somewhat like an
optical storage device with a stationary disk, a static laser
tester uses a low-power continuous-wave laser to con-
stantly monitor the reflectivity while a high-power pulsed
laser induces the desired phase changes. The pulsed laser
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heats the material above its crystallization temperature
for SET, or above the melting point for RESET. The
advantage of optical testing is that large-area, thin-film
samples of new phase change materials can be quickly
prepared, without the need for any patterning or other
steps required for fabrication of full PCM devices. Then
a wide range of powers (e.g., temperatures) and times
can be tested out rapidly.
As expected from the above discussion, it has been ob-
served that the recrystallization time of a melt-quenched
area in a crystalline matrix is typically orders of mag-
nitude faster than the first-crystallization time of as-
deposited amorphous films[97]. Because device opera-
tion hinges on the repeated cycling between the two
phases, the relevant parameter to use for assessing the
viability of a new material for PCM is the recrystalliza-
tion time. However, since it is quite difficult to prepare
isolated regions of melt-quenched material without in-
troducing new interface effects, amorphous-as-deposited
films remain the best way to study the physics of the
nucleation process, to avoid the difficulty of decon-
volving the entangled roles of nucleation and growth
once a crystalline-amorphous boundary is present. For
growth-dominated materials, it is the presence of these
crystalline-amorphous boundaries which make the recrys-
tallization speed so much faster than the initial nucle-
ation from the amorphous-as-deposited state.
Figure 7 shows the change in reflectivity of a Ge-Sb
thin film with 15 at. % Ge, as a function of laser power
and duration measured by a static laser tester[62]. The
film was first crystallized by annealing it in a furnace for
5 min at 300◦C, which is above this material’s crystalliza-
tion temperature[62]. A two pulse experiment was then
performed. The first pulse, of fixed time and power (100
ns for 50 mW), created a small region of melt-quenched
amorphous material at a previously unused spot in the
crystalline film. Then a second laser spot of variable
power and duration, applied a few seconds later at the
same location, was used to recrystallize the amorphous
spot. Figure 7(b) plots the normalized change in re-
flectivity caused by this second pulse. Since the crys-
talline phase has a higher reflectivity than the amor-
phous, the increase in reflectivity observed for all pulses
longer than 5-10 ns, independent of applied power, indi-
cates extremely fast recrystallization. Because this mate-
rial is crystallizing the amorphous spot predominantly by
growth from the surrounding crystalline-amorphous bor-
der, this time scales with the size of the melt-quenched
amorphous spot[97]. In contrast, Figure 7(c) shows the
much slower initial crystallization from the amorphous-
as-deposited phase of Ge-Sb measured in a single-pulse
experiment[35].
Several factors contribute to nucleation and growth ki-
netics: temperature[98], composition[77, 99, 100], ma-
terial interfaces[101], device geometry[77, 102], device
size[33, 103], material thickness[42, 66], polarity[104],
and device history[96, 97]. Of these, the two most
important factors governing switching speeds are tem-
FIG. 7: (a) Relative change in reflectivity ∆R/R in % of a crystalline
Ge-Sb thin film with 15 at. % Ge as a function of laser power and
duration. The film was first crystallized by heating it in a furnace for
5 min at 300◦C. A first pulse of fixed time and power (100 ns, 50 mW)
was applied to create melt-quenched spots in the crystalline film, and
then a second laser spot of variable power and duration at the same
location was used to recrystallize the amorphous spots. (b) Normalized
change in reflectivity (in %) integrated over a power range between 24
and 25 mW from (a) as a function of laser pulse length. The dots are
experimental data, the line is a fit to 1 − exp− ( tτ )a, with t being the
time, τ = 7 ns, and a = 3. (c) Relative change in reflectivity ∆R/R in
% of an amorphous Ge-Sb thin film with 15 at. % Ge as a function of
laser power and duration. Note that much longer pulses are required.
Reprinted from Reference [35] ( c© 2009 American Institute of Physics).
perature and local composition. In fact, most of the
macroscopically-observable nucleation effects associated
with geometry, size, thickness, device history, polarity
and even material interfaces can be understood in terms
of the effects of varying local composition on the delicate
balance between surface and volume energies that drive
crystallization.
For any given composition, the crystallization prop-
erties of a phase change material tend to be a strong
function of temperature. As shown in Figure 8, the
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crystal growth speed can vary by more than 15 orders
of magnitude between room temperature (which is off-
scale in Figure 8) and the melting point. The sym-
bols in Figure 8 correspond to growth speeds of less
than 10 nanometers per second, measured by exhaus-
tive atomic force microscopy (AFM) at temperatures
below 180◦C[93]. (This data was taken for AIST, a
growth-dominated material similar to GeSb, although
both Ge2Sb2Te5 and Ge4Sb1Te5 were measured to have
very similar low-temperature growth velocities[93]). The
solid curve in Figure 8 represents a simulation model
built to match both this low-temperature experimental
data as well as extensive recrystallization data for GeSb
measured on a static laser tester. This experimental data
included both reflectivity measurements similar to Fig-
ure 7 as well as AFM measurements of the size of melt-
quenched spots before and after laser pulses[105]. The
sharp increase in crystal growth speed above the glass
transition temperature at 205◦C is associated with a
sharp drop in viscosity at these temperatures, character-
istic of “fragile glass-forming” materials[106, 107].
This wide range of crystal growth speeds between mod-
erate and high temperatures is one of the most important
features of phase change materials. It allows the amor-
phous phase to remain unchanged for several years at
temperatures near room temperature, while at program-
ming temperatures crystallization can proceed in <100
ns. The kinetic response of phase change materials to
temperature has been described by nucleation theory in
great detail[107–109]. Perhaps the most influential pa-
rameters from nucleation theory involve the relation be-
tween the interfacial energy (energetic cost of adding ma-
terial to a crystalline-amorphous interface) and the free
energy of crystallization (thermodynamic driving force
for crystallization). This interplay controls the size of
the critical or smallest stable nucleus, which in turn influ-
ences the nucleation rate at which such nuclei can be in-
cubated at lower temperatures (typically reaching a max-
imum rate near the glass transition temperature), and
the growth rate at which large nuclei expand into the sur-
rounding undercooled liquid (typically peaking at higher
temperatures closer to the melting point). The presence
of these sub-critical nuclei can be detected by Fluctu-
ation Transmission Electron Microscopy (FTEM)[110],
which can explore medium-range spatial correlations be-
yond the nearest atomic neighbor. Using FTEM, it was
observed that an increase in the population of sub-critical
nuclei led to a decrease in the incubation time before
crystallization[110], as predicted by classical nucleation
theory[107].
As discussed earlier, scaling is beneficial for PCM
device speed. For example, it was observed that the
SET time (crystallization time) and RESET times (melt-
quenching) were reduced for Ge2Sb2Te5 material when
device dimensions were reduced from 90/1.5 ns for
SET/RESET operation for 470 nm diameter “pore” cell
devices to 2.5/0.4 ns for 19 nm diameter devices[33].
Such results help move towards one important goal of
FIG. 8: Crystal growth velocity (red line) for GeSb as inferred by
matching between simulation and empirical measurements. Low tem-
perature crystal growth speed was measured by monitoring the slow
growth of crystalline nuclei for growth-dominated (AIST) material[93];
high-temperature crystal growth speeds represent the best match be-
tween the measured optically-induced recrystallization of amorphous
marks on thin-film GeSb and simulations of this process[93, 105].
phase change materials research: the quest for materials
that can reliably switch at speeds comparable to RAM
(approximately 10-50 ns) without sacrificing retention,
endurance, or any other critical performance specifica-
tion. Due to the large number of experimental variables
that can contribute to switching kinetics (thermal envi-
ronment, deposition conditions, changes or damage in-
duced during processing, etc.), extrapolating from sim-
ple thin-film recrystallization experiments to PCM de-
vices remains difficult. Crystallization from electrical
pulses has been reported to range from 2.5 ns[111] to
1 microsecond[112] for similar materials Ge2Sb2Te2 and
Ge2Sb2Te5, respectively.
There are certainly phase change materials which
crystallize at much higher speed than the widely used
Ge2Sb2Te5 alloy. For example, GeSb and Sb2Te3 are
two high speed materials which have been demonstrated
to crystallize in tenths of nanoseconds, comparable to the
performance of consumer SRAMs. Phase-change mem-
ory devices fabricated from Ge-Te were shown to switch
in resistance by nearly 3 orders of magnitude with SET
pulses of one nanosecond[36]. Femtosecond laser pulses
have been demonstrated to induce disorder-to-order tran-
sition in amorphous GeSb films[42, 113, 114], indicating
very high speed potential.
However, pulse duration is often confused with ma-
terial switching speed. This is an oversimplifica-
tion: crystallization and growth are thermally activated
processes[115, 116] and removal of stimulation is followed
by a cooling period where additional crystal growth can
contribute to observed phenomenon. Nevertheless, from
a large aggregate of reports we can expect first gen-
eration devices to attain switching speeds of 20-200ns.
These phase change materials have the significant ad-
vantage of being highly nonvolatile at temperatures near
room temperature, while retaining fast switching speeds
14
at high temperature. Extensive materials and device re-
search continues to decrease crystallization times below
these values[117, 118], offering hope of a bright future for
PCM technology in application niches that call for rapid
switching.
C. Modeling of PCM physics and devices
Because of the large number of factors influencing the
performance of PCM devices, a number of groups have
begun to perform predictive numerical simulations. Par-
ticularly for the consideration of reducing the RESET
current that can limit density by requiring a overly large
access device, even straightforward electrothermal mod-
eling of the temperature produced by a particular in-
jected current can be highly revealing. Such electrother-
mal studies typically need to simultaneously solve the
heat diffusion equation,
dCp
dT
dt
= ∇ · (κ∇T ) + ∣∣ρJ2∣∣ , (2)
and Laplace’s equation,
∇ · (σ∇V ) = 0. (3)
In these equations, temperature T and voltage V are each
computed as a function of time t. Even inside each ma-
terial of density d, parameters such as specific heat (Cp),
thermal conductivity (κ), and electrical resistivity and
conductivity (ρ and σ) are frequently functions of both
position and temperature. The current density J and
the temperature dependence of the electrical conductiv-
ity serve to intimately cross-couple these two equations.
A number of studies have used analytical equations[49,
108, 119–122], finite-element techniques[123–131], and
finite-difference techniques[42, 132] to analyze either
PCM cells or phase change material. Pirovano et
al. studied the RESET current and the thermal prox-
imity effect of scaled PCM by both simulation and
experiment[41]. Although analytical techniques are at-
tractively simple, and work well for explaining the
incubation of new crystalline nuclei[108] or threshold
switching[49], it is difficult to include the effects of inho-
mogeneous temperature distributions and temperature-
dependent resistivity, which critically affect the RESET
current through their effect on the dynamic resistance
of the cell. Finite element techniques can include these
effects, and work well for cylindrically symmetric cell de-
signs such as the conventional “mushroom” cell, since
such structures can be reduced to a single (r, z) plane.
However, because of the inherent computational difficulty
in inverting matrices as they grow very large, these tech-
niques are difficult to extend to three-dimensional cell
designs. And finally, even though nucleation is unlikely
to play an effect during the fast RESET pulse, recrys-
tallization at the end of a RESET pulse does play an
important role in the value of the RESET current, espe-
cially for the fastest-crystallizing phase change materials
that hold the most attraction for applications. The best
case scenario would be to have a finite-difference simu-
lation tool capable of handling large and arbitrary 3-D
structures, which could potentially be matched against
fast electrical SET and RESET experiments, slow thin-
film crystallization experiments, and optical pulse exper-
iments performed with the same material.
From our experience with such a simulation tool[42],
the RESET condition is not dictated by the maximum
temperature at the cell-center, but by what happens at
the edge of the cell. Typically, a voltage pulse just below
the RESET condition leaves a small portion of the limit-
ing cross-sectional aperture remaining in the crystalline
state, usually at the extreme edges of the cell[42]. In
general, besides the obvious choice of reducing the diam-
eter of this limiting aperture, the best way to reduce the
RESET current is to improve the efficiency with which
injected electrical power heats the cell. In the best case
scenario, this power would heat just the portion of the
cell needed to block all of the cross-sectional aperture
and produce a high resistance state. However, in any
practical case, the surrounding material is also heated
to some degree. Optimization can be performed by en-
suring that the heated volume is minimized and by re-
ducing the heat-loss through the thermally-conductive
electrodes as much as possible. Another popular way to
decrease RESET current is to increase the overall resis-
tance of the cell by increasing the series resistance of the
contact electrode[133], although it is not clear how much
of this benefit may be due to associated changes in ther-
mal resistance.
As with any simulation, care must be taken to establish
the boundary conditions correctly, because the computer
memory available for simulation is inevitably finite. For
instance, Dirichlet boundary conditions, which call for
the edge of the cell to be held at room temperature, are
frequently used[128] and are easy to program. However,
in a simulation where the hot central region of the PCM
cell is not very far from this boundary, then the effective
heat transfer over this boundary can become unphysi-
cally large, skewing the results. In contrast, Neumann
boundary conditions, in which the spatial derivative of
temperature (or equivalently, outgoing heat flow) is held
constant at the boundaries, allow a truncated simulation
to act as if it is embedded within a large expanse of sur-
rounding material.
Another important consideration is the optimization
metric. It is conventional in the PCM community to
discuss the importance of RESET current. However, it
is the dissipated power, not current, which leads to the
heating of the cell. The focus on current comes from the
assumption that a co-located access transistor will have
a current-voltage characteristic which saturates. If the
applied current needs to be higher than this saturation
value, there is no way for that particular transistor to
supply it. This in turn implies that density will need
to be sacrificed in order to provide this current. In ac-
tuality, the transistor and PCM device will interact in
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a complex manner, with the transistor supplying power
to the PCM device as if it were a load resistor. The
added complexity is that the dynamic resistance of the
PCM device itself will in turn be a strong function of this
supplied power[122]. Thus too tight a focus on RESET
current can end up optimizing into a shallow minimum
in RESET current which in fact is quite disadvantageous
in terms of RESET power[128].
D. Scalability of prototype PCM devices
Since so many interlocking parameters influence the
performance of PCM devices, especially as they become
ultra-small, an important part of scalability studies is the
fabrication and testing of prototype PCM devices. Be-
cause only a modest number of such prototype devices
are typically fabricated and tested in research environ-
ments, these types of experiments cannot hope to predict
the actual device reliability statistics (yield, endurance,
and resistance distributions) that can be expected from
full arrays. However, prototype devices are an extremely
important test for the scalability of PCM — if you can-
not get any ultra-small devices to operate correctly, then
this is a bad sign for the future of the technology. Here
we will report on the properties of one such prototype
device: the bridge cell.
The phase change bridge cell is a relative simple testing
vehicle for studying novel phase change materials[42], ex-
tending the line-device concept that had been introduced
earlier[77] to ultra-small dimensions. In these studies,
two 80nm-thick TiN electrodes separated by a planarized
dielectric layer were typically used as the contacts, with
a thin phase change bridge fabricated to connect the two
electrodes. Bridge devices have been fabricated from
various materials including undoped and doped Ge-Sb
with 15 at. % Ge, Ge2Sb2Te5, Ag- and In-doped Sb2Te,
Ge-Te with 15 at. % Ge, and thin Sb phase change
materials[34, 42, 78].
After fabrication of these TiN bottom electrodes us-
ing KrF lithography and chemical-mechanical polishing,
a thin layer of phase change material (down to 3nm
thick) was deposited by sputter deposition and capped
with a thin SiO2 layer to prevent oxidation. Electron-
beam lithography was used to define the phase change
bridge itself. Bridge widths (set by the e-beam lithog-
raphy) varied between 20nm and 200nm, and the length
(determined by the spacing between the underlying elec-
trodes) ranged from 20nm to 500nm. Figure 9(a) shows a
scanning electron microscope image of the phase change
bridge and the TiN electrodes, while Figure 9(b) shows
a cross-sectional transmission electron microscope image
of a Ge-Sb bridge that is only 3nm thick. Negative pho-
toresist was used to define the bridge so that the resist
did not need to be removed after the fabrication process.
Ar ion-milling was applied to transfer the exposed pho-
toresist pattern into the phase change material, and a 50
nm thick layer of SiO2 was subsequently deposited for
FIG. 9: (a) Scanning electron microscope image of a phase change
bridge and its TiN electrodes. (b) Cross-sectional transmission elec-
tron microscope image of a 3nm-thick GeSb bridge. Reprinted with
permission from Reference [42] ( c© 2006 IEEE).
protection.
These devices could be cycled through more than
30,000 SET-RESET cycles and the stored data
was shown to survive temperature excursions up to
175◦C[42]. These ultra-small devices — down to devices
with cross-sectional apertures as small as 60nm2 — corre-
spond to effective switching areas that will not be encoun-
tered by mainstream device technology until the 22nm
node, which Flash is expected to reach in 2015[5]. Thus
these bridge-device demonstrations show that PCM will
remain not only functional but robust through at least
the 22nm technology node.
Several device parameters were measured as a func-
tion of device geometry. Current-voltage (I-V) curves re-
vealed typical PCM behavior with threshold switching.
By modifying the fabrication procedure so that the phase
change material never experienced any temperatures
over 120◦C, bridges that remained in the amorphous-as-
deposited phase could be produced[34, 35]. This allowed
the precise measurement of threshold switching as a func-
tion of device length in a well-known geometry. Each
material was found to have a unique threshold field, mea-
sured by determining the threshold voltage as a function
of device length. These fields were 8, 19, 39, 56 and 94
V/µm for Ge-Sb with 15 at. % Ge, Ag- and In-doped
Sb2Te, Ge-Te with 15 at. % Ge, Ge2Sb2Te5, and thin Sb
phase change materials, respectively[34, 35]. No leveling-
off of the threshold voltage with length was observed,
although the shortest bridge devices were 20nm, as op-
posed to the nanowire devices where amorphous plugs
shorter than 10nm were studied (Section II A). Unfor-
tunately, line-edge-roughness in the TiN electrodes (see
Figure 9(a)) led to shorts between the long TiN elec-
trodes for separations smaller than 20nm. Figure 10
demonstrates the scaling behavior of bridge devices in
terms of the RESET current. Both measured RESET
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FIG. 10: RESET current of doped-GeSb phase change bridge devices
vs. cross-sectional area defined by the lithographic bridge width W
and the ultra-thin film thickness H. Reprinted with permission from
Reference [42] ( c© 2006 IEEE).
current (dots) and the predictions of numerical simula-
tions (lines)[42] decrease linearly with the cross-sectional
area of the bridge device. This indicates a favorable scal-
ing behavior because the required RESET current deter-
mines the size of the access device which in turn deter-
mines the effective density of the PCM array.
It was possible to repeatedly cycle bridge devices fabri-
cated from fast-switching Ge-Sb material with SET and
RESET pulses of 10ns[34, 35], confirming the observa-
tions of fast crystallization for this material seen in op-
tical testing (Figure 7). Very short switching times and
reduced switching times with reduced device dimensions
have also been observed for ultra-scaled pore devices by
Wang and co-workers[33].
III. DESIGN AND FABRICATION OF PCM
In this section, we discuss issues relevant to the design
of PCM cells, such as cell structures and access circuitry,
as well as those related to fabrication, such as the effects
of variability and the deleterious effects of semiconductor
processing on PCM materials and devices.
A. Cell structures
Over the next few technology generations, the most se-
rious consideration for PCM is the large current needed
to switch PCM cells. We can roughly estimate this re-
quired current using “back-of-the-envelope” calculations.
The operation of the PCM cell relies on Joule heating, so
the cell structure and operating conditions are dictated
by the electro-thermal diffusion equation shown earlier
(Equation 2).
We can assume that the critical volume undergoing
phase change within the cell in a closely packed mem-
ory array is laid out at a pitch of 2F . This immediately
imposes the restriction that, to first order, the applied
electric pulse width should be such that the thermal dif-
fusion length should not exceed the half-pitch distance,
F , in order to avoid cross-talk during programming,
F >
√
2Dτ, (4)
where D is the diffusion constant defined as (κ/dCp) and
τ is the time duration of the applied electric pulse. This
approximation is only good to first order, however, be-
cause thermal diffusion through a 1–D geometry is not
identical to a 1–D slice of diffusion through a 3–D geom-
etry. We address this issue again in Section IV B where
we discuss cell-to-cell thermal crosstalk.
However, this computation allows us to set a lower
bound for the required current density to achieve melt-
ing. We can use the expected pulse duration τ from
Equation 4 to satisfy the minimum condition that the
supplied energy should be large enough to raise the tem-
perature of the critical volume above the melting point,
J2ρ > dCp
∆T
τ
, (5)
where ∆T is the difference between the melting point
of the phase change material and ambient temperature.
Note that the energy spent to heat neighboring material,
as well as any inhomogeneous heating of the center of the
critical volume beyond the melting point, is not included.
Figure 11 shows a plot of pulse duration τ and, more
importantly, the lower bound on current density required
to heat the minimum volume. Here typical material pa-
rameters for phase change materials have been used. This
analysis thus suggests that we will need to supply a cur-
rent density of at least 106A/cm2 (104 µA/µm2) to be
able to melt the critical volume within the cell for RE-
SET.
In contrast, the measurements and simulations shown
in Figure 10 would seem to indicate that the current
density required is actually much larger, possibly as
high as 300µA for a 300nm2 aperture, or 108A/cm2
(106 µA/µm2). However, the large expanse of metal-
lic electrodes in close proximity to these tiny proto-
type devices actually makes this number more pessimistic
than is warranted. Other demonstrations, such as the
160µA RESET current shown for a 7.5nm × 65nm dash-
type cells[134], seem to suggest a number like JPCM ∼
3×107A/cm2 = 3×105µA/µm2. Because the estimated
numbers plotted in Figure 11 represent a lower bound,
we will instead use this higher empirical value in the re-
mainder of this discussion.
In a full memory array, an access device such as a diode
or transistor must be included at each memory cell to
ensure that the read and write currents on each bitline
are interacting with one and only one memory device
at a time. The amount of current that this access de-
vice can supply must comfortably exceed the required
RESET current of the worst-case PCM element. Unfor-
tunately, the CMOS FETs often considered for use as
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FIG. 11: Back-of-the-envelope estimate for the expected pulse width
and associated current density as function of the pitch 2F of the active
volume of the phase change material. Also shown are the empirical
current densities for a phase-change bridge device (300µA for a H =
10nm, W = 30nm bridge[42], with the equivalent pitch for lithographic
definition estimated to be 2
√
10 ∗ 30 ∼ 35nm pitch), and 160µA for a
7.5nm × 65nm dash-type cell (plotted for an equivalent 45nm pitch).
access devices in a PCM memory array have limited cur-
rent drive capability; most optimized devices can provide
only about Iacc ∼ 800-1500 µA/µm, where this current
capability scales linearly with the effective gate width of
the drive transistor. One way to solve this problem is to
simply make the access device larger so that it can drive
a larger current. However, since this immediately sacri-
fices memory density which subsequently drives up the
cost per MByte, such a move would be economic suicide
for a prospective memory technology.
Given a transistor of width F , the available transistor
drive-current, IaccF , must exceed the required current for
RESET, JPCMηF
2, where η is an area factor between 0
and 1. Although returning to the SET state does involve
exceeding the threshold voltage, the amount of power
(and current) in the SET pulse is typically 40-80% that
of the RESET pulse. Thus it is almost always the RE-
SET pulse that must be considered when determining if
the access device will supply sufficient current, while the
SET pulse is typically the factor that dictates the write
speed of PCM technology. Putting in the numbers above
produces
IaccF > JPCMηF
2(
1.5× 103µA/µm)F > (3× 105µA/µm2) ηF 2
5nm > ηF, (6)
which implies that transistor current scaling could
only hope to catch up with the RESET current of
lithographically–defined PCM devices at ultra-small
technology nodes. This is especially sobering given that
PCM RESET current, as shown in Figure 10, has been
empirically observed to scale with CD at a pace some-
where between F 1.5 and F 1.0, rather than as F 2.
This analysis implies that minimal-width FETs can-
not supply the necessary current if the dimensions of
the phase change volume are determined lithographically.
However, use of a factor η ∼ 0.1, corresponding to a sub-
lithographic CD for the phase change element of roughly
F/3, allows Equation 6 to be satisfied for F ∼ 45nm,
precisely where industry has been targeting first PCM
products[135]. At this node, the required RESET cur-
rent of 61µA (not that far from the demonstrated RE-
SET current in Ref [134]) could be supplied by the CMOS
transistor capable of 67µA.
Thus there are two parallel routes to ensuring sufficient
RESET current for PCM devices:
• Use access devices that have higher current drive
capability, including either known devices such as
BJTs[44] or diodes[43] or novel devices such as
surrounding-gate transistor[136] or FinFETs[137].
• Locally increase the current density within the
phase change element and decrease the switching
volume by creating sub-lithographic features in the
current path through the PCM element.
Both of these approaches have been pursued aggressively
to demonstrate the basic operation of PCM technology.
In this section, we will focus on the latter path: opti-
mization of the phase change element itself by creation
of a sub-lithographic aperture.
A typical PCM cell is designed so that the only current
path through the device passes through a very small aper-
ture. As this aperture shrinks in size, the volume of phase
change material that must be melted (and quenched into
the amorphous state) to completely block it is reduced.
In turn, this decreases the power (and thus the cur-
rent) requirements. If this current is low enough, then
a minimum-size access device can provide enough power
to switch the cell from the SET state to the RESET state.
In order to fabricate a PCM cell that will work
even with these small currents, an innovative integration
scheme is needed which creates a highly sub-lithographic
yet controllable feature size. Subtle variations in cell de-
sign may have a large impact on critical device character-
istics, including endurance, retention, SET and RESET
resistance distributions, and SET speed. These consider-
ations will be the subject of Section III C. The cell design
must be scalable as well as highly manufacturable, since
scaling implies not only a shrink in physical dimensions
of the memory cell, but also an increase in the number of
memory cells per chip. Lastly, to maximize the number
of bits per cell, a cell structure which allows multi-bit
functionality is highly desirable[60, 138].
Depending on how this sub-lithographic aperture is im-
plemented, PCM cell structures tend to fall into one of
two general categories: those which control the cross-
section by the size of one of the electrical contacts
to the phase change material (contact-minimized, Fig-
ure 12(a))[41, 139–144], and those which minimize the
size of the phase change material itself at some point
within the cell (volume-minimized, also known as con-
fined, Figure 12(b))[41–43, 77, 103, 124, 138, 145–147].
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FIG. 12: Phase-change device archetypes: (a) A typical contact-
minimized cell, the mushroom cell, forces current to pass through a
small aperture formed by the intersection of one electrode and the phase
change material. (b) A typical volume-minimized cell, the “pore” cell,
confines the volume of the phase change material in order to create a
small cross-section within the PCM device. Reprinted with permission
from Reference [32] ( c© 2008 IBM).
The typical volume-minimized cell structures tend to
be a bit more thermally efficient, offering the potential
for lower RESET current requirements compared to the
contact-minimized structures[41].
1. Contact-minimized cell
The most common contact-minimized cell structure is
the mushroom cell, where a narrow cylindrical metal elec-
trode contacts a thin film of phase change material. Fig-
ure 13 shows TEM images of mushroom cells in the SET
state (a) and in the RESET state (b). In the RESET
state, an amorphous dome of the phase change material
— resembling the cap of a mushroom, thus the name —
plugs the critical current path of the memory cell, result-
ing in an overall high resistance state for the cell. The
bottom electrode contact (BEC), typically made of TiN,
is the smallest and thus most critical dimension (CD)
in this cell. It is common to see this described as the
“heater,” although the cell works most efficiently when
the heat is mostly generated in the phase change material
at the top of this BEC.
The sub-lithographic BEC can either be formed by a
spacer process[148], resist trimming[60], or by the key-
hole transfer process[103], followed by Chemical Mechan-
ical Polishing (CMP) for planarization. The processing
of phase change materials is discussed in more detail in
Section III D. Prototype devices can use e-beam pattern-
ing to define the heater but this is too slow to be used
commercially. The thin film of the phase change material
(or a stack of different phase change materials[149] with
varying alloy concentrations) can then be deposited over
the planarized feature using standard techniques such
as Physical Vapor Deposition (PVD) or Chemical Va-
por Deposition (CVD). The top electrode contact (TEC)
is also deposited, usually without breaking vacuum. The
simplicity of the phase change materials portion of the
process — and the ability to define the CD before any
novel materials are introduced — represent two of the
most attractive features of the mushroom cell.
The deposited films are then patterned into islands us-
ing conventional lithography to form individual cells, and
isolated and encapsulated using thermally-insulating di-
electric materials such as Si3N4[143]. A variety of mate-
rials engineering techniques have been introduced to op-
timize the cell performance, especially the minimization
of RESET current. These include increasing the resis-
tivity of either the electrode material[150] or the phase
change material[133], and decreasing the thermal diffu-
sive losses through both the top and bottom electrode
region[130, 151].
Although cells with horizontal heater electrodes have
been demonstrated[152], the vast majority of contact-
minimized cells closely resemble the mushroom cell. One
popular variant is the ring-electrode mushroom cell,
where the heater electrode consists of a thin ring of metal
surrounding a center dielectric core[153]. The incentive
here is to reduce both RESET current and variability by
decreasing the effective area, since compared to a normal
heater the metal annulus has a smaller area which also
scales only linearly with CD.
2. Volume-minimized cell
Significant research efforts have been spent explor-
ing a variety of volume-minimized cell structures, ow-
ing to their superior scaling characteristics. However,
achieving such a structure can be a challenge, requir-
ing the development of processing technologies that can
successfully confine the phase change material within a
sub-lithographic feature. The most obvious structure in
this category is the pillar cell (Figure 14), where a nar-
row cylinder of phase change material sits between two
electrodes[138]. This cell is fabricated in a similar fashion
to the mushroom cell, with a thin film stack of the phase
change material and top electrode material deposited
atop a bottom electrode, and then patterned. However,
in the pillar cell, the BEC is large, and it is the phase
change material that must be successfully and reliably
patterned into sub-lithographic islands. This patterning
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FIG. 13: TEM cross-sections of a mushroom cell PCM element in
the (a) SET state and (b) RESET state. In the SET state, the phase
change material is polycrystalline throughout. In the RESET state,
a “mushroom cap” of amorphous phase change material restricts the
current flow through the bottom electrode. Reprinted with permission
from Reference [154] ( c© 2009 Springer).
can be performed in various ways, including lithography
followed by resist trimming[138]. In addition to the chal-
lenges in controlling the size of the patterned islands,
this cell structure also suffers from the drawback that
the Reactive Ion Etch (RIE) of the phase change mate-
rial can form a thin layer of altered alloy composition at
the surface, strongly affecting the performance and yield
of the cell[155]. This is discussed in further detail in Sec-
tion III D.
A modified version of the pillar cell structure is the
pore cell[103], where a sub-lithographic hole formed in
an insulating material atop the BEC is filled with the
phase change material(Figure 15). Conformal filling of
nanoscale holes with high aspect ratio is difficult using
conventional PVD processes; hence development of CVD
or Atomic Layer Deposition (ALD) technology for phase
change materials will be necessary to enable continued
scaling of pore cell devices[156]. As with nearly all PCM
cell designs, the dimensions and aspect ratio of the phase
change material region critically influences the RESET
current.
3. Hybrid PCM cells
The most advanced scaling demonstration of PCM
technology to date was realized using the volume-
confined bridge cell[42], which consists of a narrow line of
ultrathin phase change material bridging two underlying
electrodes (Figure 9). The cross-sectional area of this de-
vice is determined by film thickness in one direction and
by electron-beam lithography in the other, allowing the
realization of functional cells with cross-sectional area of
about 60 nm2 and RESET current requirement of about
80µA.
The µ-trench cell[139] and the dash-confined cell[134]
are examples of PCM cells that combine the contact-
FIG. 14: (a) TEM cross-section of a pillar cell with an FET ac-
cess device. (b) Close-up TEM cross-section of GST/TiN pillar. The
simulated RESET current dependence of this device is shown in Fig-
ure 18(b). Reprinted with permission from Reference [138] ( c© 2006
IEEE).
FIG. 15: TEM cross-section of a 45 nm bottom CD low aspect ratio
pore cell filled with a PVD GST process. The simulated RESET current
dependence of this device is shown in Figure 18(c). Reprinted with
permission from Reference [103], ( c© 2007 IEEE).
minimized and volume-minimized approaches. The µ-
trench cell is an extension of the bridge concept, with a
PCM element formed at the intersection of an underly-
ing sidewall-deposited CVD TiN bottom electrode and
a trench of phase change material formed at right an-
gles across this electrode (Figure 16). The dash-confined
cell[134] is an extension of the pore cell idea, except that
the bottom electrode contact is formed by a spacer pro-
cess. A CVD process is then employed to fill in the rect-
angular sub-lithographic holes formed by the recess etch
into the metal BEC (Figure 17). In all three of these
cases, one critical dimension associated with the limiting
cross-sectional aperture is controlled by a thin film depo-
sition process. As a result, only one dimension inherits
the variability of the lithography process. Conversely, of
course, only one dimension will enjoy the associated scal-
ing benefits as F shrinks from one technology node to the
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FIG. 16: Illustration of the µ-trench cell, showing two neighboring
devices with a common top electrode (e.g., along the bitline). Current
passes through an aperture which is limited in one dimension by the
thickness of the underlying sidewall-deposited metal “heater,” and in
the other dimension by the width of the narrow trench in which phase
change material (here, GST) is deposited. Reprinted with permission
from Reference [139] ( c© 2004 IEEE).
FIG. 17: TEM cross-section of the dash-confined cell, showing de-
vices fabricated by a spacer process that are only 7.5nm wide, and 65nm
deep in the orthogonal direction. Reprinted with permission from Ref-
erence [134] ( c© 2008 IEEE).
next.
B. Access circuitry
In order to fully leverage the scalability of PCM and
thus achieve the very high densities needed for Storage
Class Memory (SCM), the most ideal implementation of
PCM would be a cross-point array architecture, where
each memory element in the array is directly connected to
two orthogonal lines (Figure 5). In fact, a novel architec-
ture has been proposed for such a direct cross-point mem-
ory, in which PCM devices are switched not between SET
and RESET, but between the RESET state and an over-
RESET state (strongly RESET state)[157]. Even though
these resistances may differ, the difference in read current
would be too low to support rapid read. But because the
threshold voltage varies between these two states, the de-
vice state can be sensed by detecting whether a “read”
voltage intermediate between these levels produces an
electrical switching event. While this scheme does clev-
erly avoid an access device, it has several serious issues.
The margins between the read and the two threshold
voltages are uncomfortably tight, and it would be diffi-
cult to detect the breakdown without potentially heating
up the cell, which means that reads must be treated as
destructive. Even so, typical RESET resistances are still
low enough that the leakage through “half-selected” de-
vices (those that share either the same bit-line or the
same word-line as the “selected” device) would be quite
high, thus limiting the maximum array size (and the ef-
fective memory density) that could be built. Worst of
all, the strong negative correlation between switching en-
ergy and endurance (which will be discussed in detail in
Section IV C) means that improving the sense margin by
increasing the resistance (and thus the threshold voltage)
of the over-RESET state will sharply reduce endurance.
Thus the integration of PCM into an array architec-
ture seems to require the use of an access device: either
a diode[43, 158], a field-effect transistor[159, 160], or a
bipolar junction transistor[44, 61]). The main role of this
device is to minimize the leakage current that would oth-
erwise arise from the non-selected cells in the array. As
has been mentioned, the most important unknown for the
success of PCM technology is whether this memory ac-
cess device is able to provide sufficient current to RESET
the PCM cell. While a diode can provide a current-to-
cell size advantage over a planar transistor down to the
16nm node[161], the diode scheme is more vulnerable to
write disturbs due to bipolar turn-on of nearest-neighbor
cells[43]. A 5.8F2 PCM diode cell has been demonstrated
using a 90nm technology in which the diode was able to
supply 1.8mA at 1.8V[43]. In comparison, a 90nm 10F2
tri-gate FET could only supply approximately half as
much current[43].
Although the raw footprint of the access device is of
primary concern for memory density, other considera-
tions can also come into play. Peripheral circuits, such
as charge pumps to increase the voltage supply level or
special read and write circuitry for MLC operation[162],
reduce the portion of the chip that can be dedicated to
memory devices (the “area efficiency” of the chip). In
addition, the effective area per cell can grow because of
additional vias or wiring that may be required within
the memory array. For instance, given the high currents
required for PCM programming, the voltage drop along
metal bit- and word-lines can become significant, further
reducing the power that can be delivered to the actual
PCM cell. Thus splitting an array in half to reduce the
maximum line length is attractive because it reduces the
worst-case line loss, but detrimental because chip real-
estate is now being used for redundant wiring rather than
memory devices. Particularly problematic is the wiring
that must sit under the PCM layer (such as common
source lines, as well as the word-lines to transistor gates),
since these lines must typically use high-resistance tung-
sten or polysilicon. Because of the significant voltage
losses in such lines, a via must often be introduced ev-
ery few (e.g., 4 or 8) cells in order to strap this line to
an overlying low-resistance copper line. This extra via
immediately increases the effective footprint per mem-
ory cell. Although copper cannot be introduced near the
transistors, lest the CMOS devices become degraded, one
solution would be to move the PCM devices higher up
away from the silicon so that a layer of copper intercon-
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nect can be fabricated under the PCM devices.
C. Variability
Different types of variability can affect the operation,
performance, endurance, and reliability of PCM devices,
ranging from inter-cell variability introduced during pro-
cessing, inter-cell variability as resistances change over
time after programming, and cycle-to-cycle variation of
the SET and RESET resistances of any given cell (intra-
cell variability). While the read voltage, the RESET
pulse, and the SET pulse can be optimized for the average
memory cell, variations between cells must be minimized
so that these same choices can successfully operate all
the cells in the memory array. The same is true for the
performance of the access device.
Any fabrication- or process-induced variability in the
physical structure of the phase change element can re-
sult in devices which react differently to the same stimuli.
Thus any large collection of phase change elements, which
because of variability are in similar yet non-identical
states, may then propagate in time on different resis-
tance trajectories. In addition to group behavior caused
by inter-cell variability, there is also intra-cell variabil-
ity produced by motion and rearrangement of the atoms
within the active region of the phase change device dur-
ing the programming of the phase change device. Under-
standing the variability of PCM devices is particularly
important in the context of multi-bit storage capability,
due to the reduced margin between resistance levels that
must be correctly sensed in order to successfully retrieve
data. And finally, variability can be expected to play an
increasingly important role in the scaling of PCM tech-
nology into future technology nodes.
1. Structural variability
Each step in the process of fabricating a wafer of PCM
memory devices is typically associated with one or more
physical attributes (e.g., thickness, CD, sidewall-angle,
etc.), each with a nominal target value. To illustrate the
variability challenge inherent in wafer-level fabrication
process, features on the order of nanometers (10−9 me-
ters) must be accurately controlled across the surface of a
wafer which spans nearly a third of a meter (0.3 meters).
Exact control over such a large range of dimensions is im-
possible. Consequently, each process is associated with
an acceptable range around some target value.
Furthermore, this fabrication process must construct a
fully integrated set of devices comprising a CMOS tech-
nology (CMOS field effect transistors, diodes, resistors,
capacitors, wiring levels, and the vias connecting them)
in addition to the PCM devices (which usually reside on
top of the CMOS devices, at the bottom of the wiring lev-
els). Thus a wafer will undergo hundreds of processing
steps (including photolithography, atomic implant, Reac-
tive Ion Etch, material deposition, chemical mechanical
planarization, wet etches, etc.), each with associated vari-
ability, before the final processed wafer is ready for the
dicing and packaging of the chips. Variability in processes
which affect either the structure of the phase change el-
ement or the access device (transistor, diode, etc.) can
contribute to the overall phase change device variability.
These structural variations then translate into variations
in electrical (device operation) properties of the device.
Most relevant to the operation of PCM are the struc-
tural physical properties which affect the temperature
profile (how much heat is generated and where), the crit-
ical limiting cross-sectional aperture (which must be fully
blocked to get high resistance contrast), and the vol-
ume where the phase change material undergoes repeated
melting and crystallization. Crucial features of the cell
are the aperture size and shape, the thickness and uni-
formity of the phase change material (in both stoichiom-
etry and doping), the resistivity and interface resistance
of electrodes, the thermal conductivities of surrounding
materials, and the stresses on the active switching volume
introduced by surrounding material.
As discussed in the previous section, several cell struc-
tures have been proposed and developed in order to min-
imize the required power (current) for RESET. Each of
these structures employs a similar strategy for minimiz-
ing the RESET power: at one and only one point within
the cell, the electrical current is forced to pass through
a small aperture. This aperture increases the current
density, maximizing the thermal power which is gener-
ated, and reducing the volume of high resistivity mate-
rial needed to significantly alter the external device re-
sistance. Together with the electrical and thermal prop-
erties of the phase change material, electrodes, and sur-
rounding materials, the size and shape of this aperture
determines the temperature profile obtained within the
phase change element for a given SET or RESET pro-
gramming current pulse.
In order to estimate the impact of small variations of
the aperture size on the cell operation, it is instructive
to examine the functional dependence of the aperture
size on the required RESET programming current. We
show the published dependence of the RESET current
on the aperture size for the Bridge cell (Figure 10), the
Pillar and Mushroom cells (Figure 18(a)), and the Pore
cell (Figure 18(b)). In each case, the required current is
a steep function of critical dimension. Variability intro-
duces a distribution of PCM cells of different sizes and
thus different RESET currents. In order to be sure to be
able to RESET all of the devices, it is thus the largest di-
ameter cell that dictates the required current-driving ca-
pability of the access device. Variability directly reduces
density by mandating a larger-area access device. At
the same time, as we will see in Section IV C, switching
cells with more power than is necessary has a strong and
negative influence on device endurance. Thus this same
variability may also reduce endurance in the smaller-area
devices, which are being driven much harder than they
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FIG. 18: a) RESET current for the Pillar cell and the Mushroom cell
both show a strong dependence on the critical aperture size. Reprinted
with permission from Reference [138] ( c© 2006 IEEE). b) The Pore cell
RESET current is both strongly dependent on the aperture size and
shape (pore slope). Reprinted with permission from Reference [103] ( c©
2007 IEEE). (Figure 10 shows how the RESET current of the Bridge
cell scales directly with the cross-sectional area of the phase change
material.)
really need to be.
2. Sources of structural variability
There are several ways a sub-lithographically sized
aperture can be defined. Not surprisingly, the degree to
which the aperture size can be controlled varies for each
of these methods[154]. A direct way to reduce the size
of a lithographically-defined hole is to implement a collar
process, as shown in Figure 19. Similarly, a subtractive
method can be used (as in the Pillar cell scheme[138]),
where an island of lithographically-patterned photoresist
is trimmed in size using RIE and then used as a mask
to transfer the sub-lithographic pattern down into the
underlying layers. Unfortunately, in both of these tech-
niques, any variability in the diameter of the original hole
FIG. 19: (a) A collar process is used to create a sub-lithographically
sized TiN bottom electrode. First, a lithographically defined hole of
diameter D is etched into an SiON/SiN stack. A first collar is formed
by depositing a conformal SiON layer followed by a collar RIE step. A
second collar is formed in the same manner. Next, the CVD TiN is de-
posited to fill the hole. Finally, a series of CMP (Chemical-Mechanical
Polishing) and oxide etchback processes are performed, resulting in a
cylindrical TiN bottom electrode. (b) A TiN ring electrode is con-
structed in a similar manner except that only a thin layer of CVD TiN
is deposited into the hole, and then the center of the hole is filled with
oxide. Reprinted with permission from Reference [154] ( c© Springer
2009), original figure from Reference [140] ( c© IEEE 2005).)
(or photoresist pillar) introduced by either lithography or
etch (or resist development) transfers directly to the fi-
nal CD. Thus the fractional variability (∆CD / CD) can
become uncomfortably large.
The µ-trench cell[139], the ring bottom-electrode
Mushroom cell[153], the dash-confined cell[134] and the
Bridge cell[42] define one of the dimensions of the cross-
sectional area of the aperture through film deposition.
The thickness of such deposited film can be tightly con-
trolled, especially for CVD and even more so for ALD
techniques. This thickness can easily be much thinner
than the lithographic dimension F (at least for current
and near-future technology nodes). This method of defin-
ing one dimension of the aperture by film thickness is
inherently decoupled from any lithographic variability.
However, for these schemes, lithography is still needed to
define the “other” dimension of the aperture.
A keyhole-transfer process has been developed for
PCM devices which decouples both dimensions of the
final aperture from lithography. Here, a keyhole is de-
fined within a lithographically-defined hole by film depo-
sition. Typically, a keyhole is undesired and indicates a
failure to fill the hole. However, the advantage is that
the dimension of the keyhole itself can be tightly con-
trolled by accurate control over the hole depth (through
film deposition) and over the etched undercut into the
sidewalls of the hole, despite poor control over the ac-
tual lithographically-defined diameter of the hole itself.
Figure 20 describes this process and shows how the key-
hole process can produce identical sub-lithographic holes
(30nm) despite significant variation in the much larger
lithographically-defined holes (243nm and 302nm).
The keyhole-transfer process has been experimentally
demonstrated to decouple the final aperture size from
the initial lithographically-defined hole size[103]. Over a
span of initial lithographically-defined hole sizes, the dis-
tribution of RESET current was found to be consistently
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FIG. 20: (a) A sub-lithographic and lithography-independent feature
is fabricated using the keyhole-transfer process: 1) A lithographically-
defined hole is etched, and 2) the middle SiO2 layer is recessed. 3) A
highly conformal poly-Si film is deposited, producing a sub-lithographic
keyhole whose diameter is equal to the recess of the SiO2 layer. 4) The
keyhole is transferred into the underlying SiN layer to define a pore,
followed by 5) removal of the SiO2 and poly-Si. 6) The phase change
and top electrode (TiN) materials are then deposited and the cell is
patterned for isolation. (b) An SEM cross-section corresponding to
step 3), showing keyholes for two different sized lithographically-defined
holes. Since the keyhole size does not depend on lithography, the phase
change CD can be successfully decoupled from any lithographic vari-
ability. Reprinted with permission from Reference [154] ( c© Springer
2009).
narrower for pore cells fabricated through the keyhole-
transfer method than for those fabricated with a col-
lar process. Similar results have been demonstrated for
mushroom cells[122]. Here, mushroom cells with heaters
defined with the keyhole-transfer process were compared
to otherwise identical mushroom cells with heaters de-
fined by trimming of photoresist islands. This compari-
son was performed by examining the dynamic resistance
Rdyn during programming, which tends to exhibit a de-
pendence on programming current I as
Rdyn =
A
I
+B. (7)
Here the term A depends only on material characteris-
tics, while B incorporates both material and structure-
dependent factors[122]. Thus the lower variability in B
empirically observed for mushroom cells with heaters de-
fined by the keyhole–transfer method (as compared to
those defined by trimmed-photoresist) is indicative of
the tighter CD control offered by the keyhole–transfer
method.
3. Impact of structural variability
Structural variability gives rise to variability in elec-
trical response, which leads to broader resistance distri-
butions after single-shot programming. Figure 21 shows
a series of SET resistance distributions, including one
(for 100ns SET pulses) which is strikingly broad. Al-
though the majority of cells can reach a low resistance
of approximately 2kΩ with a SET pulse of 100ns dura-
tion, for this collection of cells there is a subset of de-
vices whose resistances after such a single SET pulse ex-
tend all the way out to the fully RESET resistance of
several hundred kΩ. For a given programming current
FIG. 21: SET resistance and RESET resistance distributions as a
function of the programming pulse width. In this example, while 100ns
is sufficient to SET most of the cells to below 2 kΩ, many cells still
have a resistance greater than 10kΩ. However, extending the 50ns RE-
SET pulse to 100ns has no noticeable effect on increasing the resistance
of the RESET tail. GST refers to the phase change material used in
this experiment, Ge2Sb2Te5. Reprinted with permission from Refer-
ence [164] ( c© 2007 IEEE).
amplitude, devices with different diameters will present
different dynamic resistances during programming, thus
dissipating different amounts of power despite the same
drive voltages. This variable power will lead to a dif-
ferent maximum temperature, and even a different tem-
perature distribution within the cell because variations
in aperture or heater size affect the thermal resistances
within the cell. For RESET pulses, the size of the
amorphous plug required to significantly affect the room-
temperature low-field resistance of the cell changes dras-
tically with changes in the cross-sectional aperture of the
cell. In terms of SET pulses shown in Figure 21, rapid
SET requires that the optimal temperatures for crystal
growth be present at the crystalline–amorphous bound-
ary (growth-dominated material) or within the cell inte-
rior (nucleation-dominated material). Since the crystal-
lization speed is a strong function of temperature (Fig-
ure 8), variability in aperture size can result in a variety
of incompletely-SET cells if the pulse is too short. As
Figure 21 shows, increasing the duration of SET pulses
tends to overcome this effect. Another, even more effec-
tive route is to ramp down the SET pulse slowly, allowing
each cell to pass through the temperature for maximum
crystal growth[163].
In addition to broadened resistance distributions, de-
vice variability also affects how these resistances evolve
over time. It is well known that the resistance of cells
in the RESET state tends to increase slowly over time,
an effect which has been attributed to either mechani-
cal relaxation forced by the reduced density associated
with the amorphous state[165, 166], to the formation of
electronic traps associated with lone-pair states which
increases resistance by repositioning the Fermi level[91],
the annihilation of defects by trap-filling which reduces
transport and thus increases resistance[89, 167], or to
some combination of these effects. Since this drift in-
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FIG. 22: RESET tail modulation by the quenching time tQ. A long
quench time results in a partial SET of a small fraction of devices within
a large array. Reprinted from Reference [168] ( c© 2008 Elsevier).
creases the already high resistance of the RESET state,
it is not an issue for binary PCM devices. However, drift
can be particularly problematic in the context of multiple
bits per cell, as discussed in Section V A.
Drift would be bad enough if all cells changed in re-
sistance along the same trajectory. However, variability
introduces different drift coefficients, so that cells with
similar resistances immediately after programming tend
to separate in resistance over time. In addition, some
variability in crystallization speed has been observed over
large arrays of PCM devices, so that some cells tend to
SET more easily (both at elevated temperature and after
low-temperature anneals) than the average cell[168]. Fig-
ure 22 illustrates the signature of this effect, with RESET
tail bits emerging when a RESET programming pulse
with an insufficiently short quench time is used for pro-
gramming. Although such anomalous devices can be RE-
SET to high resistance by using pulses with rapid quench,
such tail-bit devices will still be associated with increased
long-term retention loss and resistance distributions that
broaden more rapidly over time. In general, combining
the effects of drift and recrystallization, variable drift ef-
fects tend to broaden the resistance distribution of a large
collection of cells over time: some cells increase in resis-
tance due to structural relaxation, some cells decrease
due to partial recrystallization. While some may first
increase and then only later decrease, the random walk
nature of these effects typically leads to broader distri-
butions over time.
4. Intra-device variability
The act of programming a PCM cell involves the re-
arrangement and movement of atoms within the cell.
When a given cell, starting from the polycrystalline SET
state, is melt-quenched and then crystallized back to
the SET state, the distribution of crystal grains within
the cell is not identical. The nucleation of these crys-
talline grains within the amorphous plug leads to a de-
FIG. 23: Cycling performance of the SET and RESET state of a
single PCM cell. Reprinted with permission from Reference [141] ( c©
2001 IEEE).
crease of RESET resistance, which accelerates at elevated
temperature[169, 170]. It has been shown that a small
fraction of cells in the RESET state will tend to show
these effects more rapidly than the average cell, but that
the location of these cells is random from cycle to cy-
cle. A cell may participate in this tail of the resistance
distribution on one cycle, yet show much improved re-
sistance to the anneal upon the next, consistent with
random nucleation of crystalline grains within the amor-
phous plug[170]. Thus we can expect that this random
formation of crystalline grains is present throughout the
portion of the cell that reaches elevated temperatures.
Upon the application of a subsequent programming
pulse, the temperature distribution of the cell may not
be exactly identical to the previous cycle, leading to
variations in resistance. This intra-device programming
variability can be readily observed in any single-cell en-
durance plot, as illustrated in Figure 23.
5. Variability and MLC
Variability also forces the use of iterative write schemes
for programming of multi-level resistance states, as il-
lustrated in Figure 24[60]. Here, a collection of cells is
programmed with single current pulses, with the trailing
edges controlled to produce intermediate resistance val-
ues. The highest and lowest resistance levels have the
smallest variation in resistance — for these states the
RESET and SET resistances tend to saturate, as overly
large voltages produce little additional increase in RE-
SET resistance and overly long pulses produce little ad-
ditional decrease in SET resistance. The intermediate
resistance levels, which represent hybrid states where a
smaller portion of the cell is amorphous than in the full
RESET state[171], are much more sensitive to variability.
Even so, since each given cell does respond in a some-
what reproducible and hence predictable manner, the de-
sired resistance value can be produced by an iterative
write scheme. As illustrated in Figure 25, the same cells
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FIG. 24: Resistance distribution of a four-level cell using single pulse
programming. Process-induced variations cause distributions to over-
lap because the same applied voltage pulse leads to different tempera-
tures in different cells. Reprinted with permission from Reference [60]
( c© 2007 IEEE).
FIG. 25: 10×10 array (100 devices) test structure programmed into
16 levels. Tight, well-controlled distributions allow 4 bits/cell. Iterative
adjustment of pulse slopes depending on the programmed resistances
is one method for achieving narrow distributions. Reprinted with per-
mission from Reference [60] ( c© 2007 IEEE).
used in Figure 24 can be programmed into relatively tight
resistance distributions using iterative write attempts,
where the length of the trailing edge of the pulse is care-
fully controlled based on the just-accumulated prior ex-
perience with that cell. Such iterative write schemes and
other considerations of Multi-Level Cell programming are
discussed in more detail in Section V A.
6. PCM scaling and variability
As PCM devices scale into future technology nodes,
variability can be expected to become an even more im-
portant consideration. Difficulties in scaling lithography
and processing techniques may lead to even looser spec-
ifications on relative CD uniformity in future technology
nodes, since the acceptable range of control will be driven
by considerations for conventional CMOS devices and not
by PCM technology. At future technology nodes, PCM
cell designs which depend on control over film thickness
may no longer be as attractive, if CD is shrinking while
both the minimum thickness t and the achievable con-
trol of this variable, ∆t, remain relatively static. As
the number of atoms participating in the active portion
of the PCM cell decreases, any variations in local dop-
ing or stoichiometry can be expected to affect individual
cells, reducing yield and further broadening distributions.
Eventually, in the same way that Poissonian effects have
arrived for CMOS devices (e.g., as the number of dopants
in the channel becomes countable)[172], such few-atom
effects can be expected to be observable for PCM. That
said, all logic and memory devices seeking to operate in
this regime will have some variant of these effects — the
winners will be those with not-yet-known physics which
keeps those effects sufficiently unlikely, or those amenable
to not-yet-invented engineering techniques which can fi-
nesse these issues to an acceptable degree.
D. Processing
Most studies related to the integration and process-
ing of PCM technology focus on the popular variant,
Ge2Sb2Te5, here abbreviated simply as GST, along with
various choices of dopant. This reflects the fact that GST
possesses many favorable characteristics and has thus re-
ceived the bulk of attention of technologists attempting
to take PCM technology from research to development.
Although these studies reveal numerous characteristics
which might be considered less than perfect, the mere ex-
istence of such a large base of knowledge also represents
a substantial hurdle for any alternative phase-change me-
terial hoping to challenge GST.
1. Deposition
The vast majority of phase change materials reported
in the literature have been deposited by sputtering, i.e.
Physical Vapor Deposition (PVD). Sputter deposition
from multiple targets makes it very simple to try dif-
ferent compositions. However, sputtered films typically
do not have good step coverage and cannot completely
fill high aspect-ratio vias without keyhole formation[103].
A number of interesting PCM cell structures have been
discussed (Section III A) that call for confining the phase
change volume inside a contact hole (or “pore”) formed
in a dielectric, primarily to reduce the RESET current.
It is therefore essential to examine alternatives to sput-
ter deposition for GST and other phase change materials
that can successfully fill higher aspect-ratio vias.
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Cho et al[146] developed a novel GST sputter depo-
sition process with in-situ deposition/etch/deposition,
in order to fill GST into high aspect-ratio (> 2:1)
pores of approximately 50 nm diameter. A number of
groups[134, 156, 173, 174] have investigated chemical va-
por deposition (CVD) of GST and related phase change
materials. Kim et al[173] deposited hexagonal phase
GST by MOCVD at temperatures in the range 330-
370◦C using precursors that were bubbled at different
temperatures, demonstrating complete filling into 120nm
diameter trenches with aspect-ratio larger than 1.6. How-
ever, it should be noted that in contrast to sputter de-
position, CVD processes are far less flexible with respect
to changes in material composition.
Lee and coworkers[156] used CVD to deposit GST from
metal-organic precursors and hydrogen at 350◦C into
high aspect-ratio (3:1) 50nm contact holes. X-ray diffrac-
tion (XRD) measurements showed that the GST had a
hexagonal phase and was thermally stable up to 400◦C.
CMP was used to planarize the GST, confining it to the
contact holes (and removing it from everywhere else).
Devices fabricated with this technique showed a signif-
icant reduction in RESET current as well as good en-
durance. Im et al[134] used CVD GST to fill high aspect-
ratio (4:1) dash-type contacts of 7.5nm width. As ex-
pected from device modeling, these cells showed very low
(160uA) RESET currents. In addition, these devices also
had fast SET speeds and very good endurance.
Lee et al[175] developed atomic layer deposition (ALD)
of GST with the assistance of an H2 plasma. They syn-
thesized new precursors for the GST deposition and ob-
tained good step coverage (90%) in 7:1 aspect-ratio holes.
Finally, Milliron et al[71] developed a solution-based de-
position method for GeSbSe films using hydrazine and Se
to form soluble precursors, so that film composition and
properties were tunable through appropriate combina-
tion of these novel precursors in solution. XRD and laser
pulse annealing were used to study the phase change and
crystallization speed, and complete filling was demon-
strated in 2:1 aspect-ratio vias patterned in thermal sili-
con oxide.
2. Etching
Etching of phase change materials has been explored
using both wet as well as dry etching schemes. Such steps
are important for electrical isolation in most cell designs,
and are absolutely critical for cell designs such as the pil-
lar cell that depend on subtractive processing to produce
a confined volume of phase change material. Some im-
portant parameters that are studied in developing etch
processes are etch rate, selectivity (i.e. how fast the de-
sired PCM etches compared to the masking layer and
other surrounding films), and anisotropy (etched sidewall
angle; steeper profiles are usually desirable since they en-
able higher resolution patterning). It is also important to
understand etch-induced material modification and other
sidewall damage effects since these could impact device
operation, especially if the damaged portion is close to
or part of the active switching volume of the PCM.
A number of groups have reported wet etching of
phase change materials using alkaline[176–178] as well
as acidic[179, 180] solutions. Depending on the etchant
and specific phase change material etched, in some cases
the crystalline material was found to have etched faster
than the amorphous phase while the opposite was true
in other cases. Cheng et al[179] used X-ray Photo-
electron Spectroscopy (XPS) and Inductively Coupled
Plasma (ICP) to study the wet etch mechanism of GST.
They explained their results, obtained with a 20% aque-
ous solution of nitric acid, as a chemical etching pro-
cess that involves bond-breakage, oxidation of the vari-
ous constituents, and dissolution of those oxides. They
inferred that the Sb component was hardest to etch. The
authors used this wet etching process to fabricate large
PCM cells (400µm × 400µm) and performed I-V mea-
surements showing successful switching of devices from
the high to low-resistance states.
There have been a number of studies of plasma etch-
ing of phase change materials such as GST and its
doped variants. A variety of gas chemistries have
been reported in the literature, including Cl2/Ar[181–
186], CHF3/Ar[181], CF4/Ar[186, 187], HBr/Ar[188],
CHF3/O2[189, 190], and CHF3/Cl2/Ar[155]. Some of
these studies have examined the effects of varying process
parameters such as reactant gas concentration fraction,
chamber pressure, coil power, and dc bias on the etch
rate and anisotropy (i.e. etched sidewall profile).
Yoon et al[181] indicated that the GST removal mecha-
nism in high density helicon plasma etching using Cl2/Ar
chemistry was due to ion-assisted chemical etching. They
reported GST etching selective to SiO2 and did not notice
any significant change in GST composition after etching.
In the same work, the authors also studied the CHF3/Ar
chemistry and observed that the GST removal in this case
was by physical etching due to ion bombardment. They
noticed a small decrease in the Ge/Te ratio after this
etching process. Min and coworkers[185] also performed
a systematic study of GST etching in Cl2/Ar using an
inductively coupled plasma (ICP). Using a model that
analyzed etch kinetics, they explained the GST removal
mechanism as a combination of spontaneous and ion-
assisted chemical etching. They suggested that TeCl4,
not being as volatile as the Ge and Sb chlorides, accumu-
lated on the surface and was removed by ion-stimulated
desorption. In their etching studies of GST films us-
ing HBr/Ar in an ICP tool, Lee et al[188] pointed to
the role of hydrogen in passivating the etched surface as
well as the sidewalls, leading to more anisotropic etch-
ing and lower etch rates at higher HBr concentrations.
Their XPS analysis showed that as the etch progressed,
the surface became Te-deficient and Ge- and Sb-rich im-
plying that Te reacted most readily with the bromine and
was preferentially etched.
Attempting to form nanoscale features into GST with
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SiO2 hard mask and e-beam lithography (HSQ resist),
Yoon et al[186] reported that using the Cl2/Ar chem-
istry to etch the GST resulted in undercut and col-
lapse of small GST features due to the isotropic com-
ponent of the etching. By switching to a TiN hard mask
process and using a CF4/Ar chemistry, they were able
to successfully pattern sub-100nm features in the GST.
Joseph and colleagues[155] developed etch processes to
pattern small features in N-doped GST films deposited
on and capped with TiN. After using trimming pro-
cesses to shrink the critical dimension (CD) of 248nm
photolithography-patterned resist down to 100nm, ICP
RIE in a Ar/Cl2/CHF3 gas mixture was used to first
etch the TiN and then the N-GST. The authors pointed
to the importance of carefully choosing the amount of
Cl2 so as to minimize undercut and obtain anisotropic
profiles.
In the same work [155], the authors also reported the
presence of a uniform 10nm thick damaged layer on all
plasma-exposed surfaces of the N-GST, suggesting that
the material modification was chemically driven and not
enhanced by ion bombardment. TEM-EELS and EDS
analysis were used to show that the damaged layer had
depletion of Sb and/or Te along with potential oxidation.
Depth profile XPS analysis on blanket films subjected to
etch (and etch followed by a strip process in an oxygen
plasma) revealed selective loss of N and metallic Sb, and
increased amount of Ge oxide. Finally, they also showed
that the damaged layer could be removed selectively to
the undamaged N-GST.
3. Chemical-mechanical polishing
Chemical mechanical polishing (CMP) is now a ubiqui-
tous process in CMOS technology, especially in the Back-
End-Of-the-Line (BEOL) flow. It enables the formation
of inlaid, or ‘damascene,’ structures that are used in cop-
per interconnect fabrication[191]. Such structures are
created by first forming a hole (or trench) in a dielectric,
then filling the hole, usually with a metal, followed by
CMP to planarize the metal with the surrounding dielec-
tric. Thus CMP allows patterning of the metal without
needing an explicit metal etching step. There have been
a number of publications on the CMP of phase change
materials such as GST.
Liu and coworkers[192] made arrays of damascene
PCM cells using CMP process. SEM and EDS were used
to verify that the GST was properly filled in the contact
holes and that the material composition of the GST was
not changed by the CMP process. DC current sweeps
on fabricated cells showed successful switching from the
high to low resistance state.
Zhong et al[193] used CMP to fabricate damascene-
type PCM cells. An alkaline slurry was used to polish
GST deposited into 300nm wide vias. AFM measure-
ments confirmed that a very smooth (0.8nm rms rough-
ness) surface was obtained as a result of the CMP. A thin
TiN layer was placed between the top surface of the GST
and the top electrode. The programming endurance of
such devices was an order of magnitude better than de-
vices built without CMP. In addition, SET and RESET
state resistance fluctuations along the cycling sequence
were greatly reduced in the CMP-processed devices. The
authors attributed this to the smooth surface and good
quality TiN/GST interface leading to lower and more
uniform contact resistance. They also suggested that bet-
ter confinement of Joule heating and enhanced heat flux
in the damascene structure was responsible for more uni-
form temperature distribution across the GST and thus
more homogeneous material composition distribution as
the cycling progressed.
The effect of adding oxidants such as H2O2 to the GST
CMP slurry was studied by Zhong et al[194]. This study
showed that while CMP of GST in a pure acidic silica
slurry resulted in a rough surface with microscratches,
the addition of 2 wt % H2O2 allowed them to obtain a
smooth surface that was free of damage. XPS analysis on
an unpolished GST sample dipped into the oxidant for 10
min showed that the surface was oxidized. Though the
component elements were oxidized by different amounts,
i.e. Ge > Sb > Te, the CMP process was believed to be
able to remove all of these oxides. The authors suggest
that the GST CMP mechanism is similar to that of met-
als, i.e. oxidation followed by removal of this oxide due to
friction with the abrasives in the slurry. The same group
also compared ‘RIE’ cleaning in an Ar plasma post-CMP
of GST with conventional ultrasonic cleaning[195]. An
alkaline silica slurry was used to polish GST into sub-
micron contact holes. AFM measurements showed that
low surface roughness (0.64nm rms) was obtained after
the CMP and RIE cleaning. DC I-V sweep measurements
on fabricated devices also showed a significant reduction
in the threshold switching voltage as a result of the RIE
cleaning method.
Lee et al[156] used CMP of GST in their demonstra-
tion of a scalable confined PCM cell concept. CVD
GST deposited into high aspect-ratio 50 nm diameter
contact holes was planarized by CMP, thus fully con-
fining the phase change material in the contact. SEM
images showed that the GST CMP was successful with
no scratches, excessive dishing, or void formation in the
GST. Electrical tests on these devices showed low RE-
SET currents and good cycling endurance.
4. Process-induced damage
A number of cell failures observed in fully integrated
PCM chips have been attributed to process-related dam-
age. Both the phase change material itself as well as its
interfaces with the top and bottom electrodes are suscep-
tible to degradation as a result of steps in the integration
flow.
Lee et al[196] introduced suitable interface cleaning
processes in order to obtain good contact resistance in
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the TEC/GST/BEC current path and thus reduce the
write current. They also noticed that edge damage in
small GST cells could lead to increased initial cell resis-
tance. Ahn et al[160] used nitrogen-doped GST so as
to increase the dynamic resistance and lower the writing
current. However, they found that higher nitrogen dop-
ing increased the cell’s contact resistance and broadened
its distribution across cells. They suggested that this was
due to instability between the BEC and GST caused by
the nitrogen doping and exacerbated by interface defects
and the subsequent thermal processing. In addition, they
observed that smaller cells exhibited a wider SET resis-
tance distribution. This was attributed to the effects of
contaminants and GST etch-related damage. By appro-
priate interface treatment, optimization of the GST etch
process, minimization of process damage, and thermal
budget reduction, they were able to obtain sharp SET
and RESET resistance distributions.
As part of ‘product-level reliability verification’ for
64Mb PCM chips, Kim et al[197] reported that the ac-
tivation energy for loss of data retention (i.e. due to
crystallization of amorphous volume) in fully processed
PCM cells (2.1 eV) was lower than that measured on as-
deposited films of the phase change material (2.46 eV).
They suggested that the lower retention time in the fully
processed cells could be attributed to higher nucleation
probability resulting from processing damage on the GST
or defects at the BEC/GST interface. In addition to de-
veloping an optimized etch chemistry for patterning the
GST/TE stack, Oh et al[43] used a line-type GST layout
(as opposed to an island-type GST layout) thereby max-
imizing the size of the patterned GST region and thus
reducing the effect of RIE damage on the GST switching
volume.
There have been multiple reports on the development
of confined PCM cell structures[146, 156]. While the
most striking advantage of such cells is the reduced RE-
SET current, the authors also point out that these cells
are also more resilient to sidewall edge damage during
BEOL processes since the volume of material undergo-
ing phase change is farther away from the damaged edge
regions of the cell.
In particular, in their ‘on-axis confined cell’ structure,
Cho et al[146] confirmed that there was no degradation,
such as an increase in SET resistance, as the cell size
was reduced. Song et al[143] pointed to the problem of
increased SET resistance in devices due to oxygen pene-
tration during BEOL processing steps that degraded the
BE/GST interface through oxidation. In order to ad-
dress this issue, they developed encapsulation processes
for the GST cell. Operating under the constraints that
the oxygen-blocking encapsulation layers should be scal-
able and should not chemically react with GST films or
degrade their electrical properties during deposition, they
investigated a variety of encapsulation schemes. They
found that a ‘double-capping’ technique worked best —
resulting in reduced SET resistance while still being able
to achieve low RESET currents. Oh et al[43] also used
encapsulation in their 90nm diode-accessed high-density
PCM demonstration.
While studying SET and RESET resistance distribu-
tions in 4Mb-level PCM cell arrays, Mantegazza et al[198]
found two kinds of anomalous cells that contributed to
low resistance tails in the RESET distributions. One of
those anomalous cell types showed saturation of RESET
resistance at lower-than-desired values even if higher RE-
SET currents were applied. These cells also had a dis-
tinctly different (higher) slope in the plot of threshold
voltage (Vt) vs. cell resistance. The authors found that
these cells could be modeled as having a conducting path
in parallel with the amorphous plug. They pointed to
contamination or impurities in the active PCM volume
as likely causes. Solving this problem required a modi-
fied GST integration scheme that involved reducing the
number of contamination sources, improving cell encap-
sulation, and cleaning the heater/PCM interface.
Modified PCM cell structures sometimes lead to dis-
tinct problems with GST integration and related failure
modes. A case in point is the ring-type bottom electrode
cell, introduced by Ahn and coworkers[140] in order to re-
duce the GST/bottom electrode contact area as well as
its dependence on the patterned contact diameter. Sub-
sequent researchers[143, 144] pointed out that a failure
mechanism in these ring bottom electrode cells involved
the formation of a recess in the core dielectric (that is sur-
rounded by the ring electrode) due to the wet cleaning
solution used in the CMP process. This led to increased
effective GST/BE contact area and resulted in reduced
RESET resistance. The authors solved this problem by
optimizing the CMP process and using a more resilient
core dielectric.
In summary, addressing yield loss in fully integrated
PCM chips requires that adequate care be taken to min-
imize process-related damage to the phase change ma-
terial and its various interfaces. While the specific de-
tails of optimized integration flows are not easily gleaned
from the published literature, some of techniques that
are usually mentioned include contamination reduction,
GST/BEC interface optimization, minimizing the phase
change material sidewall etch damage and/or keeping
such damage as far away as practical from the active
switching volume, and the use of encapsulating layers as
protection from oxidation during BEOL processing.
IV. PCM RELIABILITY
A. Retention
In order for a nonvolatile memory candidate to be con-
sidered a viable next-generation memory option, it must
demonstrate long term retention of stored data. The typ-
ical criterion is 10 years (or 100,000 hours) at 85◦C, with
fewer than 1 PPB (part per billion) retention failures at
the array level over this entire lifetime, independent of the
previous cycling history of the memory array[169, 199].
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FIG. 26: Accelerated failure of a µ-trench PCM cell, showing decrease
in RESET resistance as a function of time at 210◦C. Reprinted with
permission from Reference [200] ( c© 2006 IEEE).
Since the crystalline SET state is a stable low-resistance
state, it is the stability of the quenched high-resistance
RESET phase which dominates retention issues. Not sur-
prisingly. the stability of this phase has been investigated
widely. As discussed earlier, the amorphous phase suffers
from two independent resistance-altering processes: re-
sistance drift and spontaneous crystallization. The drift
process is a steady increase in the resistivity of the amor-
phous phase, related to structural rearrangement of the
amorphous chalcogenide and the dynamics of intrinsic
traps. Since this process increases the ON/OFF ratio, it
does not cause any data-loss for binary PCM devices.
On the other hand, thermally activated crystallization
of the amorphous material eventually leads to significant
reduction in the resistance of the active layer, causing
eventual retention failures for both binary and MLC stor-
age. Data retention measurements typically involve mon-
itoring the resistance of the cell that has been put in the
RESET state, as shown in Figure 26. When the resis-
tance of the cell falls below a threshold resistance (be-
tween the SET and RESET resistance values), the cell
is said to have suffered a retention failure. Similar to
accelerated tests used on other nonvolatile memory can-
didates, PCM retention measurements are done at higher
temperatures to speed up this crystallization process and
the subsequent resistance change. Using measurements
done at a number of high temperatures (typically near
160◦C) and a reasonable activation model, the reten-
tion properties of PCM at 85◦C can be predicted fairly
well. Of course, the validity of the activation model and
of the extrapolation from higher temperature measure-
ments is also strongly dependent on the nucleation and
grain-growth properties of the specific phase change ma-
terial being used in the memory cell.
Early work[40] used the activation energy of blanket
GST (3.5 eV) to estimate that a 10 year lifetime at
120◦C should be possible for PCM cells. Using data on
mushroom PCM cells, Pirovano et. al.[147] showed a
retention activation energy of 2.6eV, adequate for more
than 300 years of data retention at 85◦C.
Later Redaelli et. al.[200–202] proposed a percolation
model for retention on 180 nm µ-trench PCM cells and
analyzed this model using a temperature dependent per-
colation effect. This is the most widely accepted model
for PCM retention. By showing that repeated reten-
tion measurements on the same device resulted in widely
varying retention times, they demonstrated the stochas-
tic component to GST crystallization discussed earlier.
They proposed that this variation has its origin in the
random spatial configuration of the as-nucleated grains
in the amorphous region. As nucleation proceeds with
time, the cell resistance decreases significantly when a
percolation path finally appears through the amorphous
layer. Since the crystalline state is so much more conduc-
tive, the occurrence of even a partial path through the
amorphous plug can strongly reduce the overall device
resistance.
Due to these percolation effects, the measured reten-
tion times of an ensemble of cells tend to obey Weibull
statistics, where the cumulative distribution of retention
times represent a line of constant slope β on a Weibull
plot (which plots the logarithm of the fraction of failed
cells against the logarithm of elapsed time). It was also
experimentally observed that β increases (e.g., distribu-
tions become tighter) at lower measurement tempera-
tures. This temperature dependency was explained using
a Monte Carlo model which randomly generated crys-
talline nuclei and let them grow in the thin amorphous re-
gion (note that heterogeneous nucleation was neglected).
By comparing this model to experimental data, they also
showed that the effective grain size r at most tempera-
tures is higher than the as-nucleated grain radius, with
the difference being attributed to grain growth. By as-
suming a temperature-activated Arrhenius model for fail-
ure times, retention exceeding 10 years at 105◦C was pre-
dicted using this model. Below 120◦C, the model postu-
lated that grain growth is negligible, so that the size r
of each grain is no larger than nucleation-limited FCC
GST-crystal monomer radius. Thus nucleation becomes
solely responsible for retention failures, and this causes
the Weibull slope β to increase significantly. This also
implies that the distributions of retention times could
become very tight in the temperature regime of interest
for retention (around 85◦C) which led them to conclude
that PPB retention failures should still exceed 10 years at
103◦C. Modeling and simulations done on different PCM
cell structures also showed that the retention properties
are identical when the effective amorphous layer thick-
ness is the same.
The previous papers also assumed that failure times
have an Arrhenius temperature dependency and that de-
fect mechanisms played no role in tail-bit (PPB) fail-
ures. Russo et. al.[203] showed that a pure Arrhenius
extrapolation[201, 202] would be pessimistic in its esti-
mation of retention and concluded that GST-based PCM
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cells should show data retention exceeding 10 years at
118◦C (instead of 10 years at 105◦C shown earlier). This
is largely because the energy barrier for nucleation is
larger at higher temperatures (as the driving force for
crystallization reduces), causing the increase of nucle-
ation rate with temperature to be less than Arrhenian.
Gleixner et. al[169] studied large-sized PCM arrays
fabricated with 180 nm and 90 nm technology in order to
study new defect failure modes and retention loss at the
PPB level. They noticed that even at the lowest times
used to measure retention (at elevated temperatures), a
small fraction of the bits (< PPM) had already failed,
indicating that the time to failure for the first cell is not
accurately predicted by the failure curve. It was also
shown that these tail bits show similar initial resistances
to the nominal bits and similar activation energy of the
time-to-failure (2.4 eV). Furthermore these tail bits show
a Weibull distribution consistent with a weak-link failure
mechanism, in which rare combinations of closely-set nu-
clei can lead to rapid retention loss. Although the same
fraction of bits fail (to within 10%) during each test, it
was different bits that occupy this tail (and thus fail)
each time. This indicates that manufacturing defects
were not responsible for these tail-bit failures. It was
therefore postulated that the most likely cause of this fail-
ure comes from a scenario where the nucleation sites are
arranged such that when thermal energy is applied, very
little growth is required before a quick resistance decrease
can be observed. Data also showed that cycling has no
impact on retention — if anything a slight improvement
was observed. Gleixner et. al[169] also showed that op-
timization of the process and the write scheme could be
used to significantly suppress these tail bits, although
the exact nature of this optimization was not discussed
in detail.
Work done by Shih et. al[170], albeit with slightly
worse data retention, concluded that a large fraction of
the bits fail due to grain growth from the amorphous /
crystalline boundary. While this retention loss mecha-
nism has not been observed before (presumably due to
a reduction in grain growth velocity at lower tempera-
tures), these differences could be attributed to differences
in nucleation and growth properties of the materials used
in the different experiments. Clearly, reducing the crys-
tal growth component at retention temperatures would
be an important step in improving the retention times.
Finally, Redaelli et. al[204] showed that the value of
the threshold resistance that is chosen to define the re-
tention failure criterion directly impacts the calculation
of the activation energy (EA) extracted for failure times.
This might explain the wide variability in previously re-
ported EA values, ranging from 1.9 eV to 3.5 eV. They
concluded that reliable extraction of the activation en-
ergy of crystallization can be obtained by using a critical
threshold resistance that is close to the crystalline resis-
tance, or by performing all resistance measurements at
room temperature.
Finally, it should be mentioned that while much of the
work described here deals with GST, the exact compo-
sition and doping of the GST that has been explored
by different groups is very likely different. This itself
could alter the value of the measured activation energy.
A number of groups have also investigated alternate PCM
materials and doping as a way to increase the activation
energy for crystallization and to increase retention mar-
gins. Matsuzaki et. al[205] showed that oxygen doping
of GST films results in a much higher activation energy
due to a smaller grain size — which leads to improved re-
tention. Kim et. al[197] also showed that N-doped GST
single-cell PCM devices show retention lifetimes exceed-
ing 10 years at 85◦C. They also concluded that the ac-
tivation energy is lower for devices compared to blanket
films because of process-induced damage and defects at
the interface between the bottom electrode and the GST
— effects that have to be minimized in order to maximize
retention. Morikawa et. al[206] have also explored In-Ge-
Te as a phase change material and have shown that its
retention properties are significantly better than GST,
ranging from 10 years at 122◦C to 156◦C depending on
the Indium fraction. Other materials explored for im-
proved PCM retention include doped GeSb[42], Si-doped
Sb2Te3[207] and SixSb1−x[208],[209]. However, only very
basic materials studies have been carried out for most of
these new materials, and detailed array data such as the
study of tail bits is lacking. Further materials develop-
ment will be key for improved retention as the size of the
amorphous plug shrinks with scaling, as well as for im-
proved tail-bit retention, MLC capability and proximity-
disturb performance.
B. Crosstalk
From the discussion in Section III A, it is clear that
during the RESET operation the peak temperature
within a PCM device exceeds the melting point of the
phase change material. In fact, since the extent of the
amorphous plug quenched from the molten state must be
larger than the critical dimension of the limiting aper-
ture, the material at the edge of this aperture is just
over the melting point, and the peak temperature in
the center of the cell is well over the melting temper-
ature. As an example, Ge2Sb2Te5 melts at ∼630◦C [38],
and other phase-change materials have similar melting
temperatures[210]. However, from Section IV A, any sig-
nificant exposure of this amorphous plug (once it has
been formed) to temperatures exceeding 150◦C or so will
lead to the recrystallization of enough crystalline nuclei
within the plug to induce data loss.
It is thus not surprising that, upon learning these two
facts, many engineers introduced to PCM immediately
ask about the thermal crosstalk between cells. In particu-
lar, the worst-case scenario is the effect on an amorphous
plug encoding the RESET state when one or more of the
immediately neighboring cells is programmed through
multiple RESET-SET cycles. What is truly surprising is
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that, for most researchers working in the PCM field, ther-
mal crosstalk or “proximity disturb” is considered to be
a second–order rather than first–order problem. In fact,
the small amount of empirical data available on proxim-
ity is focussed primarily on the absence of any crosstalk
effects[147, 211].
Pirovano et. al. showed with careful thermal simula-
tions that, at least out to the 65nm node, the thermal
crosstalk between cells should remain low enough that
10-year lifetime will not be significantly reduced by write
disturbs from neighboring cells[41]. Figure 27 shows their
simulated temperature profiles for the 180nm and 65nm
nodes, assuming “micro-trench”-type PCM cells. The
expected temperature rise at the position of the neigh-
boring cell remains well below 100◦C. Russo et. al. did
a similar study extending down to the 16nm node[129].
They found that isotropically-scaled devices, where all
cell dimensions scale with the technology node, can be
expected to experience no thermal crosstalk problems.
However, because their cell designs had been optimized
to emphasize low RESET current without any considera-
tion to efficiency, RESET power or proximity effects[128],
the hottest point in their cells is deep within the highly
resistive heater electrode (both for the mushroom cell,
which they refer to as a “lance” cell, and to a lesser ex-
tent for the micro-trench cell). As a result, the temper-
ature at the neighboring cell grows rapidly if only the
lateral dimensions are scaled (non-isotropic scaling). De-
spite these highly power-inefficient design points, though,
Russo et. al. found it straightforward to avoid ther-
mal crosstalk simply by choosing a mixed scaling ap-
proach that decreased both the lateral and thickness
dimensions[129].
One observation made by Russo et. al. is that as the
spacing between devices drops, the time dimension be-
comes much less effective as an avenue for avoiding prox-
imity issues[129]. As the size of the heated volume de-
creases, the thermal time-constant τth decreases, but the
characteristic thermal diffusion length Lth drops more
slowly (scaling as
√
τth). Thus as the technology node
scales down, the neighboring device eventually moves in-
side the characteristic thermal diffusion length. This ef-
fect is noticeable even in the data of Pirovano et. al.
– in Figure 27(a), one can avoid experiencing the max-
imum steady-state temperature change by simply using
a very short RESET pulse, while in Figure 27(b), the
difference between the temperature rise due to a short
RESET pulse and the steady-state temperature rise has
become much smaller.
To a certain extent, knowledge of the temperature to
which neighboring cells will be heated during RESET
can be combined with retention measurements which re-
veal a failure time (curves of tX vs. 1/kBT [201–203]) in
order to estimate the effect of proximity disturb. The
additive effects of retention and proximity both need to
be considered to account for data integrity loss in high
density PCM based crosspoint memory arrays. In partic-
ular, the presence of even modest proximity effects can
FIG. 27: Simulated temperature profiles for PCM devices (“micro-
trench”-type devices) for the 180nm and 65nm technology nodes.
Reprinted with permission from Reference [41] ( c© 2003 IEEE). Note
that while the transient temperatures become close to the steady-state
temperature, the expected temperature rise at the neighboring device
remains much lower than 100◦C.
push the temperature for which acceptable retention is
required significantly higher than the actual maximum
average operating temperature of the memory chip.
However, it is important to keep in mind that the tem-
perature distribution during a retention-failure measure-
ment is completely homogeneous across the PCM cell.
In contrast, in proximity disturb situations, the tem-
peratures are strong functions both of position within
the neighboring PCM cell and of time, due to the fast
thermal transients during RESET pulses and any slow
ramp-downs used at the end of long SET pulses. This
is particularly relevant when considering that early-to-
fail retention problems are attributed to the unpleasantly
rapid generation of a percolation path that connects a
statistically–rare chain of crystalline nuclei. For proxim-
ity disturb, this unlucky combination of closely-set nuclei
could only lead to trouble if it were also located at the
extreme edge of the amorphous plug, where the maxi-
mum temperature excursion generated by the frequently-
cycled neighbor could then rapidly drive retention failure.
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FIG. 28: SET and RESET Resistances during cycling, illustrating
the differences between failure by “stuck-SET” and by “stuck-RESET.”
Reprinted with permission from Reference [199] ( c© 2007 IEEE).
This additional criterion will further suppress the likeli-
hood of such an initial failure, but it also complicates
the incorporation of such early-to-fail retention data to-
gether with modeled temperature distributions (within
the “neighboring” PCM cell) for the accurate prediction
of proximity disturb.
C. Endurance
Cycling endurance has long been one of the strengths of
PCM, especially in comparison to established Flash tech-
nologies, where Stress-Induced Leakage Current (SILC)
frequently limits device endurance to 104-105 program-
erase cycles. The demonstration, as early as 2001, of 1012
SET-RESET cycles in PCM devices without any signifi-
cant degradation of resistance contrast, as shown in Fig-
ure 23[141], was almost certainly a significant factor in
the surge of interest in PCM technology that followed.
Of course, while it is telling that single devices could be
operated reliably for so many cycles, the more critical
question is what happens to the worst-case device in a
large array. Subsequent large-scale PCM integration ex-
periments have tended to show endurance numbers in the
range of 108-1010 cycles[197, 199] — still easily exceeding
the endurance of Flash, but coming somewhat short of
what would be necessary for DRAM replacement without
wear-leveling (Equation 1).
Two different failure modes have been observed to oc-
cur after cycling, termed “stuck-RESET” and “stuck-
SET” failure[197, 199], as illustrated by Figure 28. In
a stuck-RESET failure, the device resistance suddenly
and irretrievably spikes, entering a “blown-fuse” state
that is much more resistive than the RESET state. This
sometimes occurs after some degradation in resistance
contrast (as in Figure 28), but can also suddenly oc-
cur, with no prior indication that failure is imminent.
These failures are typically attributed to void formation
or delamination that catastrophically severs the electrical
path through the device, typically at a material interface
such as the heater-to-GST contact in a mushroom cell.
In contrast, in a stuck-SET failure, a gradual degrada-
tion of resistance contrast is typically observed, as if the
FIG. 29: Cycling endurance as a function of pulse energy, showing
that device endurance drops rapidly with prolonged exposure to high
temperatures. Reprinted with permission from Reference [40] ( c© 2003
IEEE).
cell were being slowly but inexorably altered by the SET-
RESET cycling. The cell seems to change its character-
istics so much that the original RESET pulse is, at some
later point in time, somehow less effective at creating an
amorphous plug in the device than before. Eventually,
the RESET step of the cycling fails to induce any change
in the device resistance, and the device becomes “stuck”
in the SET state.
Typically, for a cell in this stuck-SET condition, a
larger amplitude RESET pulse proves sufficient to RE-
SET the device and cycling can resume, albeit with a
larger RESET power. However, this continued opera-
tion inevitably hastens the onset of a stuck-RESET fail-
ure. Figure 29 shows the strong correlation between pulse
energy and device failure: every order-of-magnitude in-
crease in pulse energy implies three orders-of-magnitude
lower endurance[40]. Unfortunately, it is not clear from
Figure 29 whether it is pulse amplitude or pulse duration
that is critical, nor does the plot differentiate between
stuck-SET and stuck-RESET failure.
Fortunately, Goux et. al. have carefully studied en-
durance failure due to stuck-SET in phase change bridge
cells[212]. By measuring the resistance-vs-current curves
at various points during cycling, they clearly demon-
strated that stuck-SET failure is due to a change in the
RESET condition (i.e., the pulse amplitude required for
RESET) that is induced by cycling. They also observed
that while pulse amplitude had a fairly minor impact
on device endurance, pulse duration had a strong effect.
By using pulses ranging from 10ns to 10µs in length,
they were able to show that the time-spent-melting their
PCM material (in their case, Ge-doped SbTe) was the
critical factor. Their endurance data suggests that en-
durance scales inversely with t
3/2
m , where tm is the time-
spent-melting during each RESET pulse. The way to
reach a very large number of SET-RESET cycles is thus
to minimize the time-spent-melting during each RESET
pulse. This data also fits with observations that re-
peated cycling with only SET pulses shows greatly ex-
tended endurance (> 1012 cycles) over RESET-SET cy-
cling (1010)[197]. Together these results imply that the
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gradual cell degradation associated with stuck-SET is
strongly correlated to the melting inherent in each RE-
SET operation.
A number of groups have been using techniques such as
Energy Dispersion Spectroscopy (EDS), Secondary Ion
Mass Spectrometry (SIMS), and Energy Dispersive X-
ray (EDX) spectrometry to perform elemental analysis
on failed cells[54, 213–224]. Measurements on mushroom
cells built from Ge2Sb2Te5 material[213, 214] tend to
show agglomeration of Antimony (Sb) at the bottom elec-
trode at the expense of Tellurium (Te). (The tendency of
Germanium (Ge) is not clear — Reference [214] shows it
clearly depleting from the repeatedly molten mushroom
cap over the heater, while Reference [213] indicates no
motion). Sarkar et. al. used these results to explain
why their Ge2Sb2Te5 material actually improves slightly,
in characteristics such as resistance contrast and RESET
current, over the first 10,000 SET-RESET cycles[225].
They surmise that as the phase-change material evolves
in composition through cycling, the volume melted by
each RESET pulse increases (increasing RESET resis-
tance) while the inherent lower resistivity of the more
Sb-rich GST material provides a lower SET resistance.
Eventually, however, it would appear that such compo-
sitional changes driven by cycling will steadily decrease
the dynamic resistance of the active region, shifting the
required RESET current to larger values. This leads to
stuck-SET failure if the RESET pulse is not adaptively
increased, or to stuck-RESET failure if the RESET pulse
energy is increased to compensate.
D. Polarity issues
A number of recent measurements of phase segrega-
tion, in various types of phase change bridge devices,
have forced a re-interpretation of the failure analysis re-
sults just described within the context of two previously
unknown bias-polarity-dependent effects.
Tio Castro et. al. showed convincing top-down TEMs
of bridge devices in the RESET state (Figure 30) that
demonstrate that the amorphous plugs in their devices
were shifted by the polarity of the applied bias, by as
much as 100nm[104]. They attributed this effect to the
thermo-electric Thomson effect, in which the overlap of
temperature gradients with electrical current can lead
to additional heat generation or absorption. Because
the hot spot in the center of a phase-change device is
surrounded by temperature gradients of opposite signs
but the current flow is uni-directional, the Thomson ef-
fect acts to shift the centroid of the hot spot depending
on the polarity of the applied voltage. Tio Castro et.
al. estimated from their observations that the Thom-
son coefficient in their material might be in the range of
-100µV/K[104].
In those same experiments, it was observed that
for intentionally-asymmetric “dog-bone” bridge devices
(somewhat like a high-aspect-ratio pore device on its
FIG. 30: Top-down TEM images of large phase change bridge devices
(L=740nm, W=300nm bridges of 20nm thick Ge-doped SbTe material),
showing a ∼100nm polarity-dependent shift of the amorphous plug to-
wards the anode (+). Reprinted with permission from Reference [104]
( c© 2007 IEEE).
side), there was a “bad” polarity of operation (large-
area electrode negative and small-area electrode positive)
for which subsequent SET operations were unable to re-
turn the device to low resistance. In symmetric bridge
devices, other researchers have reported that the most
reliable SET operations can only be produced by alter-
nating the polarity between SET and RESET, with little
dependence on the absolute sign of the bias polarity[226].
Tellingly, these results were only observed for bridges fab-
ricated from GST, and not for ultra-thin bridges fabri-
cated from doped–GeSb[42].
Similarly, other researchers have reported bias-
dependent operation of pore devices where only the
“good” choice of polarity (positive on large-area elec-
trode) can be used to produce low SET resistances, while
the “bad” polarity is associated with “hard-to-SET”
operation[227]. In these experiments, only a narrow volt-
age window could be used for the SET operation, which
also required longer pulses and which never produced the
same low SET resistances as the “good” polarity[227].
Fortunately, this “good” polarity corresponds exactly
to the typical operation of integrated PCM devices where
the positive voltage is applied to top of the PCM device
built over the underlying transistor[138]. In fact, oper-
ation of such integrated devices in the “bad” polarity is
difficult to study, since in that configuration the gate-to-
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source voltage changes dynamically during each pulse as
the PCM device resistance changes. Thus it is not sur-
prising that such effects have not been widely reported
for PCM devices integrated together with access transis-
tors.
The Thomson effect would seem to be inadequate by it-
self to explain all of these bias-polarity effects. However,
a few groups have been performing bias-dependent fail-
ure analysis experiments on various types of phase change
bridge devices. Early versions of these experiments were
affected by lingering uncertainties related to the role of
metallic electrodes at the failure point[220], and to the
difficulty in understanding material desegregation during
long-term cycling by studying the aftermath of a single-
pulse “blown-fuse” failure[54, 220, 221]. However, the
most recent experiments have investigated the cycling
failure of tapered bridge structures located far from any
metal electrodes[222], and the controlled fast melting of
large symmetric bridge devices[223, 224].
The results of these experiments, together with the ear-
lier failure analysis data on mushroom devices[213, 214],
sketch out a convincingly consistent story for Ge2Sb2Te5
devices: Te moves towards the positive electrode (an-
ode), while Sb moves toward the negative electrode
(cathode)[54, 213, 214, 220–224]. This motion is at-
tributed to the higher electronegativity (5.49eV) of Te
compared to Ge and Sb (4.6eV and 4.85eV)[224]. Most
of the data seem to indicate that Ge moves together with
the Sb towards the cathode, but as mentioned earlier,
there are some data which indicate otherwise. In con-
necting these interpretations of bridge and mushroom
devices, we assume that the mushroom cycling was per-
formed in the “good” polarity direction, with positive
voltage on the large-area top electrode.
One particularly interesting study was performed by
Yang et. al. on very large symmetric devices (20µm long
by 2µm wide bridges of 300nm-thick Ge2Sb2Te5), where
both high-amplitude millisecond-long pulses and day-
long exposure to low-amplitude 10Mhz pulsed DC were
used to explore elemental segregation through Wave-
length Dispersive Spectroscopy (WDS)[224]. They were
able to show that the material segregation is very rapid
in the molten state, observing nearly complete desegre-
gation along a 10µm length of bridge after a 1.5ms pulse,
as shown in Figure 31. This works out to an effective dif-
fusion coefficient of 1-2 ×10−5 cm2/s[224], which roughly
corresponds to a field- or current-driven migration of one
nanometer every nanosecond. In contrast, their long-
term measurements of bias-induced elemental desegrega-
tion through the crystalline state seemed to suggest dif-
fusion coefficients nine orders of magnitude lower[224],
implying that the drift of elements through that same
one nanometer would take one second.
While it is not yet clear how these observed effects
(the Thomson effect and polarity-dependent elemental
segregation via electromigration) can be combined into a
unified theory that quantitatively explains PCM polarity
and cycling endurance, it is already quite clear that such
FIG. 31: WDS profiles of elemental concentration (Te, Sb, and Ge)
along the length of a 20µ-long Ge2Sb2Te5 bridge at a) 0.17ms and b)
1.27ms after melting was initiated by a voltage-pulse, showing rapid de-
segregation of elements in the molten state. Reprinted with permission
from Reference [224] ( c© 2009 American Institute of Physics)
bias-polarity effects and cycling endurance are intimately
related. It has already been independently observed that
switching from one cycling polarity to the other can be
used to continue cycling of bridges after a stuck-SET
failure[212]. In fact, as shown in Figure 32, even as few
as 10 aggressive pulses applied in the opposite polarity
direction can allow cycling to not only resume after a
stuck-SET failure, but to continue for another 105 cycles
with the original RESET pulse conditions[228, 229].
Continued understanding of what differentiates the
“good” and “bad” polarity should allow researchers to
continue to improve PCM cycling endurance, through a
combination of creative use of the “bad” polarity[212,
228, 229], improved cell design, and new materials that
show greater resistance to elemental segregation. As
with Section III D, most of the detailed data available
is limited to GST because of its ubiquity. However, it
has been observed that the phase change material GeSb
phase-segregates quite readily[230], implying that simply
reducing the number of atomic species involved is not
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FIG. 32: Cycling of a pore-PCM GST device, showing a stuck-SET
failure after ∼5×105 cycles, followed by ten pulses of reverse polarity
(and of slightly-higher magnitude), which proved sufficient to alow cy-
cling to continue for another 105 SET-RESET cycles. Reprinted with
permission from Reference [228, 229] ( c© 2009 IEEE).
necessarily the best approach.
V. THE FUTURE OF PCM
A. Multi-level cells (MLC)
Judging from the recent history of the aggressive non-
volatile memory market currently dominated by Flash, it
is clear that all available directions for improving effec-
tive density (e.g., the average number of information bits
that can be stored per unit area) will be exploited. One
direction, both promising and challenging, is that of the
so-called multilevel cell (MLC) technology, which exploits
the intrinsic capability of a memory cell to store analog
data in order to encode more than one bit of digital data
per cell. The feasibility of MLC for PCM has already
been shown[60, 61, 162, 211], including the demonstra-
tion of programming into both 4 and 16 sharply distinct
analog levels, corresponding to two and four bits per cell,
respectively. Such intermediate resistance levels are ob-
tained by properly modulating the electrical signals used
to program the PCM element. In Figure 33, two exam-
ples of such signals are shown: (a) rectangular current
pulses of different height h and width w[61, 162] and
(b) variable slope pulses, with different duration d of the
trailing edge of a trapezoidal pulse[60]. By controlling
these parameters carefully, one can control the analog
resistance of the PCM element and thus enable MLC op-
eration.
The degree of success of such an MLC writing scheme
can be characterized by the resistance distributions over
a large ensemble of PCM devices. Figure 34 illustrates
this concept: each of the four levels labeled “00,” “01,”
“10,” and “11” is associated with a resistance distribu-
tion. In a perfect world, these distributions would be
delta functions, simplifying the classification process into
a straightforward thresholding operation. If the distribu-
FIG. 33: Two example families of electrical signals that can be used
for MLC programming: (a) rectangular pulses and (b) variable slope
pulses.
FIG. 34: Example distribution of the logarithm of the resistance
for each of four possible stored levels, implementing 2-bit MLC. The
distributions shown here would suggest a non-negligible probability of
classification error.
tions overlap, however, then there is a non-zero probabil-
ity of level mis-detection at the receiver, resulting in the
retrieval of erroneous data. The use of the logarithm of
the resistance is expedient to obtain more uniform shapes
of the distributions across all levels. However, it should
be pointed out that since these levels are classified using
read current, the optimal configuration may not neces-
sarily call for spacings between levels that are uniform in
either resistance or log(resistance).
There are several factors that can limit the number of
effective levels that can be reliably stored in a PCM cell.
Among them are
• The intrinsic randomness associated with each
write attempt, or write noise;
• Resistance drift, which we’ll refer to as short term
drift ;
• Array variability, which includes any variability
during the lifetime of the PCM array;
• Crystallization of the amorphous phase, which we’ll
refer to as long term drift.
Some of these factors, such as short and long term drift,
represent a fundamental limitation to the storage capac-
ity—the maximum number of bits that can be stored in
the average PCM cell. As such, these factors cannot be
overcome but only mitigated, as we will discuss later.
In contrast, factors such as write noise and, to a cer-
tain extent, array variability do not directly limit the
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FIG. 35: Distribution tightening by means of a write-and-verify pro-
cedure.
storage capacity, but instead make it harder to achieve
a given storage capacity. In order to deal with these
kinds of limiting factors, resistance distribution tighten-
ing techniques have been developed based on write-and-
verify procedures. These iterative techniques consist of
applying programming pulses and verifying that a spec-
ified precision criterion is met, along the lines of what is
currently done in Flash memories[231]. These methods
have been used to demonstrate 16 level PCM[60], 4 level
PCM[60, 61, 162, 211], and to tighten the distribution of
SET state resistances for binary PCM[168].
The effect of a write-and-verify technique is to re-
shape the conditional probability density function, as
shown in Figure 35. This can be obtained by succes-
sively refining[232] the write procedure until the verify
step finds the resistance value within the desired range
around the nominal resistance target. When properly
used, a write-and-verify algorithm produces tighter re-
sistance distributions (compare Figure 24 to Figure 25),
and therefore allows the packing of more MLC levels into
the same resistance range. This increase in the number
of levels obtained with write-and-verify reflects an ac-
tual increase in the information-theoretic storage capac-
ity. There exists an intricate tradeoff between storage
capacity and the average number of write-and-verify iter-
ations. In particular, References [228,229] show that, for
a simple cell model affected by write noise, the achiev-
able storage capacity tends to increase logarithmically
with the number of write-and-verify iterations[233, 234].
This logarithmic increase is expected to hold even for
more realistic cell models at a sufficiently large number
of write iterations.
Among the factors representing a fundamental limita-
tion to the storage capacity, resistance drift plays an im-
portant role. Short term drift manifests itself as a slow
but steady increase of the resistivity of the amorphous
material (see Reference [51] and references therein). The
resistance drift has been shown to follow a power law,
R(t) = R0
(
t
t0
)ν
(8)
where R(t) denotes the resistance at time t, R0 de-
notes the initial resistance at time t0, and ν is a drift
coefficient[90]. Typical values for ν for thin amorphous
GST layers are on the order of 0.05-0.1[51]. This phe-
FIG. 36: Distributions of four resistance levels immediately after pro-
gramming, after 400 hours at room temperature, and after an additional
thermal annealing at 130◦C for 12 hours. Reprinted with permission
from Reference [211] ( c© 2008 IEEE).
nomenon has been explained in terms of structural re-
laxation in the amorphous material influencing a Poole
or Poole-Frenkel conduction[49, 90], and in terms of ki-
netics of electrically active defects in the amorphous GST
material[91]. The drift process is fairly predictable in the
case of thin films of amorphous GST, which would sug-
gest that a few cells of known state in a block that evolved
in time together might serve to identify the needed shifts
in threshold bias. However, short term drift appears to
be a random process, which can be expected to vary from
cell to cell[89, 91, 211, 235]. By introducing yet another
source of unpredictability, this short-term drift reduces
the effective storage capacity of PCM. The phenomenon
can be perceived as a broadening of the resistance dis-
tributions over time. Figure 36 compares the cumulative
distributions for four resistance levels measured immedi-
ately after programming to the distributions after pro-
grammed cells have been drifting, both at room temper-
ature and then at elevated temperature[211].
A number of techniques have been proposed for cop-
ing with drift. These include changing the write target
resistances to take into account the expected broadening
of the resistance distributions due to drift[211], and com-
pensation techniques at read time, where pulses are used
upon readout to return the device to its initial as-written
resistance (presumably without accidentally reprogram-
ming the cell)[236]. We remark that these topics are the
subject of current active research in the PCM research
community.
B. Role of coding
Although little or no published literature yet exists on
coding techniques designed expressly for PCM, the suc-
cess that these techniques have had in established mem-
ory and storage technologies would imply that coding will
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be extensively used in PCM. Moreover, careful adapta-
tion of existing codes as well as development of new cod-
ing technologies suited to the physical characteristics of
PCM could prove essential to unlocking much of its in-
herent potential.
Although there are many different types of coding,
the most prevalent technique is Error Correcting Cod-
ing (ECC), which allows for the detection and correc-
tion of bit or symbol errors. Other coding techniques,
called modulation codes, are designed to ensure that
the patterns stored in memory are adapted to particular
characteristics of the physical medium. Here we discuss
how both of these approaches might be incorporated into
PCM, with emphasis on ECC.
ECC technology is now a standard feature in most
storage and high-end computing systems, finding appli-
cations in caches and buffers built using SRAM, main
memory which generally uses DRAM, and hard disks,
solid state drives and tape. The sophistication of the
coding technology employed at each layer is often in-
versely related to the proximity of a memory technology
to the computing element. Much of this depends on the
speed with which such coding can be implemented —
close to the processor, a few extra nanoseconds spent on
decoding may represent a significant (and unacceptable)
delay, while far from the processor those same nanosec-
onds represent a tiny rounding error. Processor caches
tend to utilize regular or extended binary Hamming
codes[237], which are arguably among the simplest codes
that can be found in a pervasive manner. In contrast,
main memory uses symbol-based codes such as Reed-
Solomon codes[238], while disks use extremely sophis-
ticated constructions involving error correcting codes,
modulation codes, and advanced signal-detection and
signal-processing technology. Since PCM holds promise
both as a storage and as a memory device, it is reasonable
to expect that it will draw coding and signal processing
ideas from all of these technologies.
To begin with a relatively simple example, consider a
single-bit PCM cell. Here, a zero or a one correspond to
a cell being SET or RESET, with the dramatic difference
in resistance that accompanies these two states. Detec-
tion of a zero or one can be accomplished by a simple
“hard decision” based on a resistance threshold in be-
tween these two resistance states based on read current.
In PCM, one of the complications is that the measured re-
sistance may change over time (short term drift, see Sec-
tion V A) or with the instantaneous temperature of the
cell, requiring a threshold that can be shifted with time
and temperature. However, since the short-term drift is
associated with the amorphous phase, if the SET state
resistance is sufficiently dominated by the crystalline re-
sistivity, then its resistance can be considered relatively
independent of elapsed time. (Note that temperature-
dependent thresholds can be produced by circuits de-
signed around inherent temperature-dependent changes
in the silicon underlying the PCM devices.) Thus for bi-
nary storage, simple thresholding may prove adequate.
Another solution is to have “pilot cells” that are known
to be in the RESET and/or SET states. These pilot
cells are programmed and read at the same time as the
data-bearing cells in the same block, and thus can convey
the information necessary to construct a suitable thresh-
old for discriminating between a zero and a one. This is
where device-to-device variability in this short-term drift
proves to be the real issue.
Errors in data that has been retrieved can have their
origin in either a failure of the cell to switch to the de-
sired state, an erroneous reading caused by noise, quan-
tization or resistance fluctuations, or in the state of a
cell switching over time. As discussed in Section IV C,
the most likely such state-change event is the gradual
transition from RESET to SET caused by crystallization
of the phase change material. Although it is difficult to
place a definite bound on the number of errors that these
problem sources will cause, it is likely a safe statement to
say that standard coding and decoding techniques such
as Reed-Solomon codes based on the BCH (Bose, Ray-
Chaudhuri, and Hocquenghem) code family[239–241] will
be adequate to address these problems for a good number
of applications.
Having stated this, it is entirely possible that more so-
phisticated error control coding techniques may find their
way even in single bit PCM. These techniques would al-
low a greater number of errors to be corrected for a given
number of redundant (“check”) bits. The benefits of
this include extending of the lifetime of PCM. In fact,
as currently happens in Flash memory, the error rate of
PCM devices can be expected to increase gradually dur-
ing the lifetime of the memory, due to wearout mecha-
nisms whose physics are currently not completely under-
stood. A higher error correction capability would imply,
in this case, a longer lifetime for the memory. Other
benefits include the possibility of more relaxed engineer-
ing requirements on a cell’s expected physical behavior,
which could greatly accelerate the introduction of PCM
in the marketplace. Examples of such relevant coding
techniques include enhancing traditional algebraic cod-
ing techniques with soft decoding capabilities, as well
as using powerful coding mechanisms such as Low Den-
sity Parity Check (LDPC) codes with iterative decoding
methods[242]. The additional complexity demanded by
these newer techniques may be well within reach given
the significant progress that has been achieved both from
the algorithmic and logic device technology fronts.
The development of Multibit PCM is a significant engi-
neering challenge, in many ways similar to the challenges
faced by multibit NAND Flash manufacturers. However,
unlike block–based Flash memories, single PCM bits can
be erased and re-programmed. As discussed previously,
due to variability in the response of different cells to the
same input signal, as well as the smaller yet still signif-
icant variability in the response of the same cell to re-
peated applications of the same input signal, it appears
impractical, at least presently, to attain a desired resis-
tance level in a PCM cell by the application of a single
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write pulse. Instead, write-and-verify techniques will be
necessary to sharpen the distribution of the outcome of
each write procedure. A write-and-verify procedure is
associated with a probability of failure, because even af-
ter exhausting the allowed resources (in terms of time,
iterations, energy, etc), the resistance of a cell may still
not be within the desired range around the target value.
This probability of failure generally decreases as more re-
sources are devoted to the write procedure, but in general
will not be negligible.
Error control coding can be pivotal in the management
of these iterative write failures, provided that a good up-
per estimate can be established for how often they are
expected to happen. One possibility for handling these
errors is to employ non-binary codes, that is, codes that
detect and correct errors in symbols with more than 2
states. For example, a 4-bit/cell PCM may employ BCH
codes defined over 4-bit symbols. If reliable information
on the shape of the output distribution of an iterative
write procedure is available, soft decoding procedures can
be employed to improve the likelihood of successful de-
coding of data.
The change of programmed resistance due to short and
long term drift are further exacerbated in the case of
multibit PCM, and constitute the fundamental limitation
in storage capacity. The effects of both of these phenom-
ena are limited whenever the PCM devices have access
to a reliable power source that allows them to do reg-
ular refreshes (known as “scrubbings”) over time. This
is often the case for PCM devices employed in a mem-
ory context. In the case of a device intended for storage
applications, no such guarantee of refresh power can be
assumed. Thus the problem of recovering the stored in-
formation is markedly harder. Fortunately, the relatively
relaxed bandwidth and latency requirements demanded
by storage applications allow for the possibility of more
complex processing at a decoder. Such more complex
processing can in general include signal processing to re-
cover levels that have drifted (for short and long term
drift) as well as advanced error control coding techniques
that might incorporate soft information from the drift re-
covery layer to enhance decoding success.
From the perspective of a read operation, after adjust-
ments for drift have taken place, a multibit PCM cell
appears to be an analog write medium with some noise
around a written level, with restrictions on the mini-
mum and maximum value we might write on the medium.
Many techniques can be borrowed from communication
system theory that are relevant to this setting. For exam-
ple, a technique that might prove relevant is the notion
of trellis coded modulation (TCM). At a very high level,
TCM is a method for obtaining highly reliable multi-
bit cells that exploits the idea of writing coded levels in
the memory at a precision higher than that ultimately
intended. The specific manner in which this coding is
designed is one of the cornerstone successes of communi-
cation theory[243].
A complementary idea is the concept of adding cells
with redundant content, rather than writing more pre-
cise signals, which is a paradigm that is much more ac-
cepted in the memory community as it matches estab-
lished methods for designing reliable memories. The cor-
rect balance between these two kinds of redundancies in
a memory system design will ultimately depend on the
design point for the memory, including expected density,
power, bandwidth, latency, etc. One example of the op-
tions available here is “endurance” coding, in which effec-
tive PCM device endurance can be greatly extended by
using full RESET pulses which melt the PCM material
only sparingly[233], albeit at the cost of reduced stor-
age capacity. Once the design guidelines are established
and available technologies for doing iterative program-
ming and analog to digital conversion are put forth, it is
possible to objectively identify the best method for de-
signing the various redundancies that will be necessary
for the attainment of an extremely reliable and high den-
sity PCM system.
C. Routes to ultra-high density
As discussed earlier (Section I C), the cost of a semi-
conductor technology depends strongly on its device den-
sity. Even though PCM technology already appears to
have a good chance of matching or exceeding Flash tech-
nology in terms of performance and endurance, neither
of these will matter if the cost of PCM does not (even-
tually) match or improve upon Flash. For instance, one
possible scenario might find PCM perpetually more ex-
pensive than Flash, either because of cost issues related
to large cell size or reliability issues that dampen achiev-
able yield. Along this path, the future of PCM is dim —
few customers will be willing to pay more for the better
performance and/or endurance of what is essentially a
new, unproven, and low-volume technology. But in the
alternative scenario, where PCM can pass Flash in terms
of cost, then not only would PCM be able to compete in
all the markets that Flash now occupies, but it would be
immediately more suitable for Solid-State Disk devices
and other not-yet-existing Storage Class Memory appli-
cations that may develop.
Thus the eventual cost of PCM technology is abso-
lutely key. While some of this depends on high-yield pro-
cessing of robust PCM memory devices in high-volume
manufacturing, a significant component of the cost equa-
tion depends on implementation of ultra-high density. In
particular, it is already clear that even 1 bit per 4F2 will
not catch up with NAND flash, since MLC Flash is al-
ready 2× better than this and moving towards 4× higher
densities[5].
Thus other techniques must be invoked in order to
achieve the ultra-high memory densities that PCM will
need, both in order to succeed as a successor to Flash
and to enable new Storage Class Memory applications.
We have already extensively discussed one of these, that
is, multiple bits per cell using MLC techniques in Sec-
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tion V A. Two other approaches that have been dis-
cussed are the implementation of a sublithographic cross-
bar memory to go beyond the lithographic dimension,
F [244, 245], and 3-D integration of multiple layers of
memory, currently implemented commercially for write-
once solid-state memory[246].
A sublithographic crossbar memory requires a scheme
for connecting the ultra-small memory devices laid out at
tight pitch to the “larger” wiring created at the tightest
pitch offered by lithography. One scheme that was pro-
posed used a Micro-to-Nano Addressing Block, in which
current injected into a lithographically-defined via was
steered into one of several sublithographic wires using ei-
ther precise control over depletion regions[245] or binary
gating by overlying control gates[247]. These schemes
work because lithography is typically capable of overlay
errors that are 5-10× smaller than the minimum size fea-
ture. Thus overlying control gates can be placed to cover
two but not three sub-lithographic wires, even though
the control gate cannot possibly be made as narrow as
the sub-lithographic wire.
The weakness of such a sublithographic crossbar
scheme is that it requires the creation and careful
placement of sublithographic wire arrays of non-trivial
complexity. Next-generation techniques such as im-
print lithography may soon be capable of delivering
small arrays at roughly the same pitch as cutting-edge
lithography[247], but unfortunately pitches that are 4×
more dense than cutting-edge lithography is what would
be required. Intriguingly, large portions of such sub-
lithographic wire arrays would resemble simple grating
patterns, suggesting the use of techniques such as in-
terferometric lithography. Unfortunately, the addressing
schemes require that wires at the edges of such arrays ter-
minate precisely yet non-uniformly along the edge, thus
complicating the task greatly for an interferometric ex-
posure scheme[245, 247].
A more flexible approach is to build layers of PCM
memory devices, stacking the memory in 3–D above the
silicon wafer. This is not the same as 3–D packag-
ing, where devices originally fabricated on separate sili-
con wafers are connected together using vias that punch
through the upper silicon layers to connect to the under-
lying circuitry. Instead, the entire memory is built above
a single layer of silicon just as the multiple wiring levels
of a conventional semiconductor product are built in the
“back end” of a CMOS process.
This approach has several constraints, including the
need to tolerate a significant BEOL temperature bud-
get (an example might be ∼400◦C for >1 hour) and the
need to implement an access device for the PCM devices
which can be produced in the metal-and-dielectric layers
above the original silicon wafer. Given the difficulty of
growing single-crystal silicon without a seed layer, this
implies that the access device must be implemented with
either a polysilicon or non-silicon device. (Note of course
that the ability to easily grow multiple layers of high-
quality silicon would likely enable a straightforward path
to multi-layer Flash memory.)
One example of such a stacked memory is the write-
once anti-fuse memory technology developed by Matrix
semiconductor (now part of SanDisk), which uses a high-
performance polysilicon diode[246]. However, it is dif-
ficult to obtain the high currents and current densi-
ties needed for PCM from such diodes. This is the
case even after accounting for the consideration that
the lithographically-defined polysilicon diode can be 10×
larger in area than the sub-lithographic PCM device
without increasing the 4F 2 footprint.
Thus the advent of 3D-in-the-BEOL PCM technology
depends on either dramatic improvements in the current-
carrying capability of polysilicon diodes, or on the devel-
opment of a high-performance non-silicon access device.
Such a device would need to be BEOL-compatible yet
not require any temperatures higher than ∼400◦C, would
need to readily pass the high currents (50-150µA) needed
for PCM, yet must provide ultra-low leakage for all non-
selected devices. For instance, in a “half-select” scheme
implemented across a 1000 × 1000 device array, at the
same instant that a selected device is receiving its RE-
SET current, there are ∼2000 devices that share either
the same word-line or bit-line with the selected device.
Although these devices are each “seeing” half the voltage
across the selected device, the total leakage through all
these devices must remain much lower than the RESET
current value, implying that the required ON-OFF ratio
should be significantly in excess of 2000. However, if such
an access device could be developed, since PCM itself has
been proven to be BEOL-compatible, the path to 4-8×
increases in effective areal density would be available. In
combination with 2-4 bits of MLC, this would provide an
extremely attractive density– (and thus cost–) differen-
tial over even 4-bit MLC Flash.
VI. CONCLUSIONS
PCM has made great strides over the past decade. Ten
or so years ago, PCM was merely a long-dead technol-
ogy that had, before expiring, helped point the way to
fast-crystallizing materials and the mass-market success
of read-write optical storage. At that point, any worries
about the future of Flash technology were safely covered
by the promise of Ferroelectric and Magnetic RAM. Since
that time, both FRAM and MRAM have proved to be
less scalable than had been hoped[31], although the origi-
nal MRAM concept has since been mostly replaced by the
more promising Spin-Transfer Torque (STT-RAM)[248]
and Racetrack memory[249] concepts. In addition, as is
often the case, the large and talented body of engineers
working on Flash technology managed to hold off its “im-
pending” demise and successfully scale their technology
to smaller and smaller technology nodes.
However, these continuing worries about ultra-scaled
Flash devices have not gone away — and the rapid in-
creases in the size of the NAND Flash market, as driven
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by consumer-oriented devices such as cell phones and
MP3 players, now means that significant financial im-
plications are associated with such worries. Thus PCM
was given another opportunity, which it seized by quickly
demonstrating better endurance than Flash and near-
DRAM switching speeds using those new materials[141],
and later CMOS-compatible integration[159], scalability
to future technology nodes[42], and the capability for
robust Multi-Level Cell (MLC) operation[60]. All this
despite needing to perform high-temperature melting or
recrystallization on every writing step.
That said, there remain significant hurdles standing
between PCM and its success in the NVM market. These
high temperatures force the associated transistor or diode
used as an access device to supply a significant amount
of current, and lead to PCM cell designs built around
aggressively sub-lithographic features. In turn, the need
to define such tiny features with high yield yet low vari-
ability, when coupled with the sensitivity of phase change
materials to process-related damage, leads to fabrication
processes that are difficult to perfect. MLC performance
is frustrated by long-term drift of resistance in the amor-
phous phase, while PCM retention is bedeviled by early
failure of the amorphous plugs in a few “unlucky” RE-
SET cells. Cycling endurance is affected by slow yet
steady separation of the constituent atoms, which may
be dependent on bias-polarity, leading to void formation
(stuck-RESET) or to significant shifts of the cell’s oper-
ating characteristics (stuck-SET).
It remains to be seen if PCM researchers and devel-
opers will be able to successfully navigate these hur-
dles, allowing the strengths of PCM technology (its high
endurance and performance relative to Flash) to shine
through in marketable products. Given these strengths,
one can surmise that PCM either will succeed in the long
run or will fail completely, but will not be condemned
to serving a few niche markets. Instead, if PCM fails,
it will be on a cost basis — because either tricky pro-
cesses proved too difficult to implement, delivered un-
acceptable yields even after many months of effort, or
designs were constrained to large cell-sizes and thus un-
interesting density points. In the cutthroat memory and
storage landscape, few customers can be expected to be
interested in paying significantly more for the better en-
durance and performance characteristics of PCM. How-
ever, if researchers can finesse the issues of resistance
drift and deliver high-current-capable non-silicon access
devices, and if developers can take these advances and
implement robust, high-yielding processes that combine
MLC and multiple layers, then the resulting ultra-high
memory densities will put PCM in a highly advanta-
geous position. It would be well-positioned to compete
directly with Flash, while simultaneously creating new
applications ranging from “Storage-type” Storage Class
Memory (high performance PCM-based SSDs for HDD
replacement) to “Memory-type” Storage Class Memory
(synchronously accessed fast PCM that could bring down
the cost and power of DRAM-based systems).
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